Agilent Technologies 93000 SOC Series Training Manual page 92

Mixed-signal training
Hide thumbs Also See for 93000 SOC Series:
Table of Contents

Advertisement

Lesson 1 – Analog Modules
3GHz Sampler
The 3GHz Sampler (software identifier: SPB) can be used to
capture single-ended or differential repetitive waveforms up to
3 GHz with 12-bit resolution.
Max. Input Frequency
Resolution
3 GHz
12 bits
The 3GHz Sampler module has two identical samplers (called
sampler cores) that share the trigger/timing system and sequencer.
As shown in the following figure, the SYNC CLK pin (which is the
trigger input pin), the timing generator, and sequencer are shared
between its two sampler cores. The two sampler cores can capture
two single-ended or two differential waveforms simultaneously
with the common sampling rate, common sampling-timing, and
common sequencer program.
The one specified sampler core only can also be triggered.
Pogo Pin
Input Multiplexer
A+ (16/Mode1)
1k
B+ (14/Mode2)
(A–)
1k
AGND
AGND
C+ (12/Mode3)
1k
D+ (10/Mode4)
(C–)
1k
SYNC CLK (04)
SYNC DATA (03)
DGND
(GND for SYNC CLK)
3GHz Sampler (SPB) (Single-ended input routes shown with bold lines)
The two sampler cores in the module can capture two waveforms
with a very tight timing skew: around ±100 ps when the same
input range and the same normal/high-precision mode are used in
both sampler cores. To do this, on the DUT board, connect
between the sampler input pogo pads and the DUT output pins by
using coaxial cables (or printed circuit patterns) that have 50 ohm
characteristic-impedance and the same electrical length.
The 3GHz Sampler (SPB) is a single-slot analog module installed in
the testhead.
In the 3GHz Sampler, the single-ended signal or differential signal
can be captured from the pins shown in the following table.
92
Sampling Rate
Waveform Memory
100 ksps to 10 Msps
1 M samples (per sampler core)
Input Multiplexer
50
S/H
Amp
Input
CCLK
Offset DAC
Amp
50
S/H
Amp
Offset DAC
CCLK
50
S/H
Amp
Input
CCLK
Offset DAC
Amp
50
S/H
Amp
Offset DAC
CCLK
Conversion Clock (CCLK)
Timing
Generator
CCLK Stop
Master Clock
Core 1
Waveform
ADC
Memory
Core 2
Waveform
ADC
Memory
Seq Start
Sequencer

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents