Agilent Technologies 93000 SOC Series Training Manual page 90

Mixed-signal training
Hide thumbs Also See for 93000 SOC Series:
Table of Contents

Advertisement

Lesson 1 – Analog Modules
Dual High Speed Sampler
The Dual High Speed Sampler (software identifier: SPA) can be
used to capture repetitive waveforms up to 1 GHz with 12-bit
resolution.
Max. Input Frequency
Resolution
1 GHz
12 bits
The Dual High Speed Sampler module has two identical samplers
(called sampler cores) that share the trigger/timing system and
sequencer. As shown in the following figure, the SYNC CLK pin
(which is the trigger input pin), the timing generator, and
sequencer are shared between its two sampler cores. The two
sampler cores can capture two single-ended waveforms
simultaneously with the common sampling rate, common sampling-
timing, and common sequencer program.
The one specified sampler core only can also be triggered.
Input Multiplexer
Pogo Pin
A+ (16/Mode1)
B+ (14/Mode2)
AGND
AGND
C+ (12/Mode3)
D+ (10/Mode4)
SYNC CLK (04)
SYNC DATA (03)
DGND
(GND for SYNC CLK)
Dual High Speed Sampler (SPA) Block Diagram
(Single-ended input routes shown with bold lines)
The two sampler cores in the module can capture two waveforms
with a very tight timing skew: around ±100 ps when the same
input range is used in both sampler cores. To do this, on the DUT
board, connect between the sampler input pogo pads and the DUT
output pins by using coaxial cables (or printed circuit patterns)
that have 50 ohm characteristic-impedance and the same electrical
length.
The Dual High Speed Sampler (SPA) is a single-slot analog module
installed in the testhead.
90
Sampling Rate
Waveform Memory
8 ksps to 1 Msps
0.5 M samples (per sampler core)
50
S/H
Amp
Input
Amp
CCLK
Offset DAC
50
S/H
Amp
Input
Amp
CCLK
Offset DAC
Conversion Clock (CCLK)
Timing
Generator
CCLK Stop
Master Clock
Core 1
Waveform
ADC
Memory
Core 2
Waveform
ADC
Memory
Seq Start
Sequencer

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents