Agilent Technologies 93000 SOC Series Training Manual page 202

Mixed-signal training
Hide thumbs Also See for 93000 SOC Series:
Table of Contents

Advertisement

Lesson 3 – Setting up the Digitizers in the Digital Clock Domain
The following figure shows the clock signal path to the WDB in the
digital clock domain, with the internal master clock board as the
clock signal source.
Clock Signal Path to the WDB in the Digital Clock Domain
202

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents