Figure 5-10 Dma With Single Wait State For Nonsequential Accesses - ARM ARM926EJ-S Technical Reference Manual

Tightly-Coupled Memory Interface
5-16

Figure 5-10 DMA with single wait state for nonsequential accesses

The logic used to generate DRWAIT uses both the loopback scheme using DRSEQ for
inserting a wait state for a nonsequential request, and an additional signal DMAWAIT,
for stalling during DMA accesses. The FORCE_NSEQ signal is an override signal
used to force the ARM926EJ-S access to be treated as nonsequential because of an
intervening DMA access.
The A, WE and nRW inputs to the TCM are either sourced directly from the
ARM926EJ-S TCM interface, from the DMA controller, or from the capture register
(clocked by REQCLK) if the ARM926EJ-S access is postponed because of DMA
activity.
The cycle timing of the circuit shown in Figure 5-10 is shown in Figure 5-11 on
page 5-17.
Copyright © 2001-2003 ARM Limited. All rights reserved.
DRWAIT
DRSEQ
DRCS
DRADDR[17:0]
DRWBL[3:0]
DRnRW
REQCLK
DRWD[31:0]
DMA WD
DRRD[31:0]
FORCE_NSEQ
DMAWAIT
SEQ
CS
DMA (A,
TCM
WE, nRW)
A, WE,
nRW
WD
ARM DDI0198D
RD