ARM ARM926EJ-S Technical Reference Manual page 11

List of Figures
ARM926EJ-S Technical Reference Manual
Figure 1-1
Figure 1-2
Figure 1-3
Figure 2-1
Figure 2-2
Figure 2-3
Figure 2-4
Figure 2-5
Figure 2-6
Figure 2-7
Figure 2-8
Figure 2-9
Figure 2-10
Figure 2-11
Figure 2-12
Figure 2-13
Figure 2-14
Figure 2-15
Figure 2-16
Figure 3-1
Figure 3-2
Figure 3-3
ARM DDI0198D
Key to timing diagram conventions ............................................................................ xix
ARM926EJ-S block diagram ..................................................................................... 1-3
ARM926EJ-S interface diagram (part one) ............................................................... 1-4
ARM926EJ-S interface diagram (part two) ............................................................... 1-5
CP15 MRC and MCR bit pattern ............................................................................... 2-5
Cache Type Register format ..................................................................................... 2-9
Dsize and Isize field format ....................................................................................... 2-9
TCM Status Register format .................................................................................... 2-12
Control Register format ........................................................................................... 2-13
TTBR format ............................................................................................................ 2-17
Register c3 format ................................................................................................... 2-18
FSR format .............................................................................................................. 2-19
Register c7 MVA format .......................................................................................... 2-23
Register c7 Set/Way format .................................................................................... 2-24
Register c8 MVA format .......................................................................................... 2-26
Cache Lockdown Register c9 format ...................................................................... 2-27
TCM Region Register c9 format .............................................................................. 2-30
TLB Lockdown Register format ............................................................................... 2-32
Process ID Register format ..................................................................................... 2-34
Context ID Register format ...................................................................................... 2-35
Translation Table Base Register ............................................................................... 3-6
Translating page tables ............................................................................................. 3-7
Accessing translation table first-level descriptors ...................................................... 3-8
Copyright © 2001-2003 ARM Limited. All rights reserved. xi