Table 4-7 Values Of S And Nsets; Figure 4-2 Arm926Ej-S Cache Associativity - ARM ARM926EJ-S Technical Reference Manual

Table of Contents

Advertisement

Caches and Write Buffer
31
4-10
Table 4-7 shows values of S and NSETS for an ARM926EJ-S cache.
Figure 4-2 shows the ARM926EJ-S cache associativity. In Figure 4-2, the following
points apply:
the group of tags of the same Index define a Set
the number of tags in a Set is the Associativity
Copyright © 2001-2003 ARM Limited. All rights reserved.
Tag

Figure 4-2 ARM926EJ-S cache associativity

S+5 S+4
5 4
Index
Word
0
1
2
3
4
5
TAG
6
7
n
3
2
1
0

Table 4-7 Values of S and NSETS

ARM926EJ-S
S
cache size
4KB
5
8KB
6
16KB
7
32KB
8
64KB
9
128KB
10
ARM DDI0198D
2 1 0
Byte
NSETS
32
64
128
256
512
1024

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents