Tcm Access Penalties - ARM ARM926EJ-S Technical Reference Manual

5.6

TCM access penalties

ARM DDI0198D
The data side of the ARM926EJ-S core can access the ITCM. To maximize the
performance of the ITCM, data read accesses to the ITCM are pipelined. The
ARM926EJ-S core is stalled for two cycles to enable the pipeline read to complete. This
is the only ARM926EJ-S TCM interface stall scenario. The inclusion of a write buffer
in the TCM controller has eliminated all other sources of potential stalling for zero wait
state TCM.
Copyright © 2001-2003 ARM Limited. All rights reserved.
Tightly-Coupled Memory Interface
5-29