Non-Volatile Memory (Nvm) Interface Registers; Nvm Command Register (0X7000) - Broadcom NetXtreme/NetLink BCM5718 Series Programmer's Manual

BCM5718 Programmer's Guide

Non-Volatile Memory (NVM) Interface Registers

NVM Command Register (0x7000)

Name
Policy Error
Atmel page size setting
Reserved
Reserved–WRSR
Reserved–EWSR
Reserved–Write Disable
Command
Reserved–Write Enable
Command
Reserved
Atmel power of 2 page size
config
Atmel page size read
Last
First
Erase
Broadcom
®
January 29, 2016 • 5718-PG108-R
Default
Bits Access Value
31:28 RO 0
27 RO 0
26:20 RO 0
19 RO 0
18 RO 0
17 RO 0
16 RO 0
15:11 RO 0
10 RW 0
9 RW 0
8 RW 0
7 RW 0
6 RW 0
Non-Volatile Memory (NVM) Interface Registers
Description
Reports Address Lockout Policy Error violations
–.
–
The write status register command bit. Set '1' will
make the flash interface state machine generate
wrsr_comd (0x1) to the flash device to set the
status register of the flash device to be written
with sr data. For SST25VF512 only.
The enable write status register command bit.
Set '1' will make the flash interface state machine
generate ewsr_cmd (0x50) to the flash device to
set the status register for the flash device to be
write enabled. For SST25VF512 only.
The write disable command bit. Set '1' will make
the flash interface state machine generate a write
disable command cycle to the flash device to
clear the write enable bit in the device status
register. This command is used for devices with
a write protection function.
The write enable command bit. Set '1' will make
the flash interface state machine generate a write
enable command cycle to the flash device to set
the write enable bit in the device status register.
This command is used for devices with a write
protection function.
–
Program the page size of Atmel D device to be
power of 2. Please note, a power cycle must be
issued for this configuration to take effect
Read Atmel page size setting, the result is
posted in bit 27 of the command register. Please
note, issuing this command will effect the content
of the read register (0x7010)
When this bit is set, the next command sequence
is interpreted as the last one of a burst and any
cleanup work is done. This means that the buffer
is written to flash memory if needed on a write
This bit is passed to the SEE_FSM or SPI_FSM
if the pass_mode bit is set
The erase command bit.
Set high to execute an erase. This bit is ignored
if the wr is clear.
Page 487