Lso-Related Hardware Control Bits; Table 26: Send Data Initiator Mode Register (Offset: 0Xc00); Table 27: Iso Send Data Initiator Mode Register (Offset: 0Xd00); Table 28: Read Dma Mode Register (Offset: 0X4800) - Broadcom NetXtreme/NetLink BCM5718 Series Programmer's Manual

BCM5718 Programmer's Guide
Note: In Broadcom controllers that have a physically separate isochronous (ISO) TX queue, there is
a parallel set of register fields, which mirror that of the normal TX path, for controlling LSO on the ISO
TX path.

LSO-Related Hardware Control Bits

Table 26: Send Data Initiator Mode Register (Offset: 0xC00)

Name
Hardware Pre-DMA Enable 3
The ISO Send Data Initiator Mode register is applicable only to controllers that have a secondary Tx ISO
(Isochronous) queue.

Table 27: ISO Send Data Initiator Mode Register (Offset: 0xD00)

Name
Hardware Pre-DMA Enable 3
Name
Hardware IPv6 Post-DMA
Processing Enable
Hardware IPv4 Post-DMA
Processing Enable
The ISO Read DMA Mode register is applicable only to controllers that have a secondary Tx ISO (Isochronous)
queue.
Name
Hardware IPv6 Post-DMA
Processing Enable
Broadcom
®
January 29, 2016 • 5718-PG108-R
Bits Access
RW
Bits Access
RW

Table 28: Read DMA Mode Register (offset: 0x4800)

Bits Access
28 RW
27 RW

Table 29: ISO Read DMA Mode Register (Offset: 0x4A00)

Bits Access
28 RW
Default
Value Description
0 Enable hardware LSO pre-DMA processing
Default
Value Description
0 Enable hardware LSO pre-DMA processing
Default
Value Description
1 Enable hardware processing of LSO IPv6 packets.
This bit has no effect on Post-DMA processing of
IPv4 packets. This bit when clear disables IPV6
Processing. This bit was not used for controllers
before BCM5718.
0 Enable hardware processing of LSO IPv4 packets.
This bit has no effect on Post-DMA processing of
IPv6 packets. This bit is the TCP Segmentation
Enable bit.
Default
Value Description
1 Enable hardware processing of LSO IPv6 packets.
This bit has no effect on Post-DMA processing of
IPv4 packets. This bit when clear disables IPV6
Processing. This bit was not used for controllers
before BCM5718.
Large Segment Offload
Page 111