NEC VR4181 mPD30181 User Manual page 177

64-/32-bit microprocessor hardware
Table of Contents

Advertisement

Bit
Name
5
MPIUINTR
4
Reserved
3
METIMERINTR
2
MRTCL1INTR
1
MPOWERINTR
0
MBATINTR
This register is used to enable/disable level-1 interrupts.
CHAPTER 9 INTERRUPT CONTROL UNIT (ICU)
Enables PIU interrupt
0 : Disable
1 : Enable
0 is returned when read
Enables ElapsedTime interrupt
0 : Disable
1 : Enable
Enables RTCLong1 interrupt
0 : Disable
1 : Enable
Enables Power switch interrupt
0 : Disable
1 : Enable
Enables battery low interrupt
0 : Disable
1 : Enable
User's Manual U14272EJ3V0UM
Function
(2/2)
177

Advertisement

Table of Contents
loading

Table of Contents