Gpinttypl (0X0B00 0312) - NEC VR4181 mPD30181 User Manual

64-/32-bit microprocessor hardware
Table of Contents

Advertisement

13.3.10 GPINTTYPL (0x0B00 0312)

Bit
15
Name
I7TYP1
R/W
R/W
RTCRST
0
Note
Other resets
Bit
7
Name
I3TYP1
R/W
R/W
RTCRST
0
Other resets
Note
Bit
Name
15, 14
I7TYP(1:0)
13, 12
I6TYP(1:0)
11, 10
I5TYP(1:0)
9, 8
I4TYP(1:0)
Note Holds the value before reset
260
CHAPTER 13 GENERAL PURPOSE I/O UNIT (GIU)
14
13
I7TYP0
I6TYP1
I6TYP0
R/W
R/W
0
0
Note
Note
6
5
I3TYP0
I2TYP1
I2TYP0
R/W
R/W
0
0
Note
Note
These bits define the type of interrupt generated when the GPIO7 pin is defined as
a general-purpose input:
00 : Negative edge triggered interrupt
01 : Positive edge triggered interrupt
10 : Low level triggered interrupt
11 : High level triggered interrupt
These bits define the type of interrupt generated when the GPIO6 pin is defined as
a general-purpose input:
00 : Negative edge triggered interrupt
01 : Positive edge triggered interrupt
10 : Low level triggered interrupt
11 : High level triggered interrupt
These bits define the type of interrupt generated when the GPIO5 pin is defined as
a general-purpose input:
00 : Negative edge triggered interrupt
01 : Positive edge triggered interrupt
10 : Low level triggered interrupt
11 : High level triggered interrupt
These bits define the type of interrupt generated when the GPIO4 pin is defined as
a general-purpose input:
00 : Negative edge triggered interrupt
01 : Positive edge triggered interrupt
10 : Low level triggered interrupt
11 : High level triggered interrupt
User's Manual U14272EJ3V0UM
12
11
I5TYP1
I5TYP0
R/W
R/W
R/W
0
0
Note
Note
Note
4
3
I1TYP1
I1TYP0
R/W
R/W
R/W
0
0
Note
Note
Note
Function
10
9
8
I4TYP1
I4TYP0
R/W
R/W
0
0
0
Note
Note
2
1
0
I0TYP1
I0TYP0
R/W
R/W
0
0
0
Note
Note
(1/2)

Advertisement

Table of Contents
loading

Table of Contents