Compare Register (11); Status Register (12); Compare Register; Status Register - NEC VR4181 mPD30181 User Manual

64-/32-bit microprocessor hardware
Table of Contents

Advertisement

3.2.10 Compare register (11)

The Compare register causes a timer interrupt; it maintains a stable value that does not change on its own.
When the value of the Count register (see 3.2.8 Count register (9)) equals the value of the Compare register, the
IP7 bit in the Cause register is set. This causes an interrupt as soon as the interrupt is enabled. Writing a value to
the Compare register, as a side effect, clears the timer interrupt request.
For diagnostic purposes, the Compare register is a read/write register. Normally, this register should be only used
for a write.
The contents of the Compare register are undefined after a reset.
31
Compare: Value that is compared with the count value of the Count register.

3.2.11 Status register (12)

The Status register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic
states of the processor.
31
29 28 27 26 25 24
0
CU0
Enables/disables the use of the coprocessor (1 → Enabled, 0 → Disabled).
CU0:
CP0 can be used in Kernel mode at all times.
Enables/disables reversing of the endian setting in User mode (0 → Disabled, 1 → Enabled). This
RE:
bit must be set to 0 since the V
DS:
Diagnostic Status field (see Figure 3-13).
Interrupt mask field used to enable/disable interrupts (0 → Disabled, 1 → Enabled). This field
IM:
consists of 8 bits that are used to control eight interrupts. The bits are assigned to interrupts as
follows:
IM7:
IM(6:2):
IM(1:0):
Note Int(4:0) are internal signals of the V
76
CHAPTER 3 CP0 REGISTERS
Figure 3-11. Compare Register
Figure 3-12. Status Register (1/2)
0
RE
DS
4181 supports the little-endian order only.
R
Masks a timer interrupt.
Mask ordinary interrupts (Int(4:0)
Mask software interrupts.
the on-chip peripheral units, refer to CHAPTER 9
(ICU).
User's Manual U14272EJ3V0UM
Compare
16 15
8
7
6
IM
KX SX
Note
). However, Int(4:3)
4110 CPU core. For details about connection to
R
0
5
4
3
2
1
0
UX
KSU
ERL
EXL
IE
Note
never occur in the V
4181.
R
INTERRUPT CONTROL UNIT

Advertisement

Table of Contents
loading

Table of Contents