Table of Contents
Advertisement
Page
p. 119
Modification of description in 6.3.2 Connection to external ROM (x 16) devices
p. 122
Modification of Remark in 6.3.3 (4) 64 Mbit PageROM
p. 123
Modification of figure in 6.3.3 (5) 32 Mbit flash memory (when using Intel
Modification of Figure 6-3 through Figure 6-8
pp. 125 to 128, 130
p. 129
Addition of description in Table 6-2. V
p. 134
Addition of Caution and modification in Remark in 6.5.2 MEMCFG_REG (0x0A00 0304)
p. 135
Modification of description for bits 6 to 4 in 6.5.3 MODE_REG (0x0A00 0308)
Modification of Note in 6.5.4 SDTIMINGREG (0x0A00 030C)
p. 136
p. 137
Addition of description in 6.6 ISA Bridge
p. 138
Addition of description in 6.7.1 ISABRGCTL (0x0B00 02C0)
p. 140
Modification of description for bits 10 and 9 and addition of description in 6.7.3 XISACTL (0x0B00
02C4)
p. 149
Modification of description for bits 3 and 2 in 7.2.6 AIUDMAMSKREG (0x0A00 0046)
p. 150
Modification of values at reset in 7.2.7 MICRCLENREG (0x0A00 0658) and 7.2.8 SPKRCLENREG
(0x0A00 065A)
p. 151
Addition of description for bit 8 in 7.2.9 MICDMACFGREG (0x0A00 065E)
p. 152
Addition of description for bit 0 in 7.2.10 SPKDMACFGREG (0x0A00 0660)
p. 153
Addition of description for bits 5 and 4 in 7.2.11 DMAITRQREG (0x0A00 0662)
Modification of description and addition of Caution in 8.1 Overview
p. 156
p. 157
Addition of Caution in Figure 8-1. SCK and SI/SO Relationship
pp. 157, 158
Addition and modification of descriptions in 8.2.2 SCK phase and CSI transfer timing
p. 159
Modification of description in 8.2.3 (1) Burst mode
Addition of Remarks and description in 8.3.1 CSIMODE (0x0B00 0900)
pp. 161, 162
p. 171
Addition of description in 9.1 Overview
p. 173
Modification of description in Table 9-1. ICU Registers
p. 184
Modification of address and description for bits 2 and 1, and addition of description in 9.2.9
KIUINTREG (0x0B00 0086)
p. 186
Modification of R/W and addition of description in 9.2.11 MAIUINTREG (0x0B00 0090)
Modification of description in Figure 10-1. Transition of V
p. 189
pp. 190, 191
Addition and modification of descriptions in 10.2.1 Power mode and state transition
p. 191
Modification of description in Table 10-2. Operations During Reset
p. 192
Modification of location of 10.3.3 Deadman's Switch reset
Modification of Figure 10-2. EDO DRAM Signals on RSTSW Reset (SDRAM Bit = 0)
p. 192
p. 192
Modification of description in 10.3.4 (2) Preserving SDRAM data
p. 193
Modification of description in Table 10-3. Operations During Shutdown
p. 194
Modification of description of Caution in 10.5 Power-on Control
p. 196
Modification of signal name in 10.5.2 Activation via CompactFlash interrupt request
p. 197
Modification of description in 10.5.3 Activation via GPIO activation interrupt request
Major Revisions in This Edition (2/5)
4181 EDO DRAM Capacity
R
User's Manual U14272EJ3V0UM
Description
TM
4181 Power Mode
R
DD28F032)
7
Advertisement
Table of Contents
