Register Set - NEC VR4181 mPD30181 User Manual

64-/32-bit microprocessor hardware
Table of Contents

Advertisement

19.3 Register Set

The SIU1 registers are listed below.
Physical address
0x0C00 0010
0x0C00 0011
0x0C00 0012
0x0C00 0013
0x0C00 0014
0x0C00 0015
0x0C00 0016
0x0C00 0017
0x0C00 0019
0x0C00 001C
0x0C00 001E
Remark
LCR7 is bit 7 of the SIULC_1 register.
CHAPTER 19 SERIAL INTERFACE UNIT 1 (SIU1)
Table 19-1. SIU1 Registers
LCR7
R/W
Register symbol
0
R
SIURB_1
W
SIUTH_1
1
R/W
SIUDLL_1
0
R/W
SIUIE_1
1
R/W
SIUDLM_1
R
SIUIID_1
W
SIUFC_1
R/W
SIULC_1
R/W
SIUMC_1
R
SIULS_1
R/W
SIUMS_1
R/W
SIUSC_1
R/W
SIURESET_1
R/W
SIUACTMSK_1
R/W
SIUADTTMR_1
User's Manual U14272EJ3V0UM
Function
Receive buffer register (read)
Transmit holding register (write)
Divisor latch (least significant byte) register
Interrupt enable register
Divisor latch (most significant byte) register
Interrupt identification register (read)
FIFO control register (write)
Line control register
Modem control register
Line status register
Modem status register
Scratch register
SIU reset register
SIU activity mask register
SIU Activity Timer register
361

Advertisement

Table of Contents
loading

Table of Contents