Panasonic FP-E Programming Manual page 535

Explanation of example
Left shift operation
15 . . 12 11 . . 8 7 . . 4 3 . . 0
Bit position
Data 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1
Shifted-out bit is transferred
to R9009 (carry flag).
15 . . 1211 . . 8 7 . . 4 3 . . 0
Bit position
Data 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0
When data input R1 turns on, "1" is shifted into bit position 0.
When data input R1 turns off, "0" is shifted into bit position 0.
Right shift operation
15 . . 12 11 . . 8 7 . . 4 3 . . 0
Bit position
Data 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1
15 . . 12 11 . . 8 7 . . 4 3 . . 0
Bit position
1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0
Data
When data input R1 turns on, "1" is shifted
into bit position 15.
When data input R1 turns off, "0" is shifted
into bit position 15.
Description
・This shift register changes direction, either left (direction of MSB) or right (direction of LSB), in which a
shift of one bit is made, based on the on/off status of the relay specified by the left/right shift input.
・The shift operation is made to the left when the left/right shift input is on, and to the right when off.
Specify D1 and D2 so they are in the same type data area and be sure to set the data area addresses so
that D1 D2.
When the shift input changes from off to on (the reset input is off), the contents of the area specified by
D1 and D2 are shifted one bit to the left or right.
When the data is shifted, 1 will be set in the empty bit left by the shift (the uppermost or lowermost bit) if
the data input is on, and 0 if the data input is off. Also, the bit extracted by the shift (the uppermost bit
for a shift to the left, and the lowermost bit for a shift to the right) will be set in the special internal relay
R9009 (carry flag).
If the reset input is on, the contents of the specified area are cleared to 0.
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
DT9
DT9
DT9
DT9
High−level Instructions
DT0
15 . . 12 11 . . 8 7 . . 4 3 . . 0
1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0
R0: on
R2: off → on
15 . . 12 11 . . 8 7 . . 4 3 . . 0
0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0
DT0
DT0
15 . . 12 11 . . 8 7 . . 4 3 . . 0
1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0
R0: off
R2: off → on
15 . . 12 11 . . 8 7 . . 4 3 . . 0
0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0
DT0
Shifted-out bit is
transferred to
R9009 (carry flag).
3 − 271