Table of Contents
Advertisement
F20
(+)
P20
(P+)
Outline
Adds two 16-bit data items.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
"P20 (P+)" is not available.
Program example
Trigger
R0
10
S
D
Operands
Relay
Operand
Operand
WX WY WR
S
A
A
D
N/A
A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is ID.
Explanation of example
The contents of data register DT10 and data register DT1 are added together when trigger R0 turns on.
When the decimal number 4 is in DT1 and the decimal number 8 is in DT10, as shown below.
Augend [D]: K8
Bit position
15
12
11
· · ·
0 0 0
0
0 0 0
DT10
Addend [S]: K4
Bit position
15
12
11
· · ·
0 0 0
0
0 0 0
DT1
Result [D]: K12
Bit position
15
12
11
· · ·
DT10
0 0 0
0
0 0 0
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
16-bit data addition
[D+S → D]
Ladder Diagram
Ladder Diagram
F20 +, DT 1 , DT 10
S
D
16-bit equivalent constant or 16-bit area (for addend)
16-bit area (for augend and result)
Timer/Counter
WL
SV
EV
(*1)
A
A
A
A
A
A
A
A
8
7
4
3
0
·
·
· ·
· ·
+
0
0 0 0
0
1 0 0
0
8
7
4
3
0
·
·
· ·
· ·
0
0 0 0
0
0 1 0
0
8
7
4
3
0
·
·
· ·
· ·
0
0 0 0
0
1 1 0
0
Index
Register
register
LD
FL
IX
IY
DT
(*1)
(*2)
(*3)
(*4)
A
A
A
A
A
A
A
A
High−level Instructions
Boolean
Address
Instruction
10
ST
11
F 20
DT
DT
Constant
Index
Index
modifier
K
H
A
A
A
A
A
N/A
N/A
A
A:
Available
N/A: Not Available
R
0
(+ )
1
10
3 − 59
Hide quick links:
Advertisement
Table of Contents
