Table of Contents
Advertisement
F6
(DGT)
P6
(PDGT)
Outline
Copies hexadecimal digits at one 16-bit area to the specified digit
position in another 16-bit area.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
"P6 (PDGT)" is not available.
Program example
Trigger
R0
10
F6 DGT , DT 10 , H 0 , DT 20
S
n
D
Operands
Relay
Operand
Operand
WX WY WR
S
A
A
n
A
A
D
N/A
A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is ID.
Explanation of example
Hexadecimal
3
digit position
15
12
11
Bit position
· · ·
DT10
0 0 0
0
0 0 0
The lower four bits in the data register DT10
is copied.
Hexadecimal
3
digit position
15
12
11
Bit position
· · ·
DT20
0 0 0
0
1 0 0
In this example, the upper 12 bits of DT20 do not change.
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Hexadecimal digit data move
Ladder Diagram
Ladder Diagram
S
n
16-bit equivalent constant or 16-bit area (source)
16-bit equivalent constant or 16-bit area (specifies source and destination
hexadecimal digit position and number of hexadecimal digits)
16-bit area (destination)
Timer/Counter
WL
SV
EV
DT
(*1)
A
A
A
A
A
A
A
A
A
A
A
A
2
1
0
8
7
4
3
0
·
·
· ·
· ·
1
0 1 0
0
1 0 0
1
2
1
0
8
7
4
3
0
·
·
· ·
· ·
0
1 0 1
0
1 0 0
1
D
Index
Register
register
LD
FL
IX
IY
(*1)
(*2)
(*3)
(*4)
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
High−level Instructions
Boolean
Address
Instruction
10
ST
R
11
F 6
(DGT)
DT
H
DT
Constant
Index
Index
modifier
K
H
A
A
A
A
A
A
N/A
N/A
A
A:
Available
N/A: Not Available
3 − 21
0
10
0
20
Hide quick links:
Advertisement
Table of Contents
