Table of Contents
Advertisement
High−level Instructions
F131
(BTR)
P131
(PBTR)
Outline
Turns off a specified bit of 16-bit data.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
"P131 (PBTR)" is not available.
Program example
Trigger
R0
10
F131 BTR , DT 0 , DT 2
D
n
Operands
Relay
Operand
Operand
WX WY WR
D
N/A
A
n
A
A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
(*4) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is ID.
Explanation of example
Turns off the bit specified by DT2 of data register DT0 when trigger R0 turns on.
When the DT2 = K7, as shown below.
[n] DT2: K7
Bit position
15
12
· · ·
[D]
DT0
1 1 0
Bit position
15
12
· ·
[D]
1
1 0
DT0
3 − 292
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
16-bit data bit reset
Ladder Diagram
Ladder Diagram
D
16-bit area
16-bit equivalent constant or 16-bit area to specify bit position
Timer/Counter
WL
SV
EV
(*1)
A
A
A
A
A
A
A
A
11
8
7
4
3
·
·
· ·
· ·
1
1 1 0
0
1 0 1
1
1 0 1
R0: on
11
8
7
4
3
·
·
· ·
· ·
1
1
1 0
0
0
0 1
1
1
0 1
Bit position 7 is turned off (0) when R0 turns on.
(Bits other than the specified bit do not change.)
n
Index
Register
register
LD
FL
IX
DT
(*1)
(*2)
(*3)
(*4)
A
A
A
A
A
A
A
A
0
0
0
0
Boolean
Address
Instruction
10
ST
11
F131
DT
DT
Constant
Index
Index
modifier
IY
K
H
A
N/A
N/A
A
A
A
A
A
A:
Available
N/A: Not Available
R
0
(BTR)
0
2
Hide quick links:
Advertisement
Table of Contents
