Table of Contents
Advertisement
High−level Instructions
F113
(WBSL)
P113
(PWBSL)
Outline
Shifts one hexadecimal digit (4 bits) of a specified 16-bit data range to
the left.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
"P113 (PWBSL)" is not available.
Program example
Trigger
R0
10
F113 WBSL , DT 0 , DT 9
D1
D2
Operands
Relay
Operand
Operand
WX WY WR
D1
N/A
A
D2
N/A
A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
Explanation of example
Shifts one hexadecimal digit (4 bits) of the data range (10 words) from DT0 through DT9 to the left when
trigger R0 turns on.
The data "0" in the
higher hexadecimal
digit (bit positions 12
to 15) is shifted out.
3 − 252
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Left shift of one hexadecimal digit (4−bit)
of 16-bit data range
Ladder Diagram
Ladder Diagram
D1
D2
Starting 16-bit area
Ending 16-bit area
Timer/Counter
WL
SV
EV
DT
(*1)
A
A
A
A
A
A
A
A
Specified data range (10 words = 40 digits)
DT9
15 1211
8 7
4 3
0
· ·
· ·
· ·
· ·
0
2
1
2
DT9
15 1211
8 7
4 3
0
· ·
· ·
· ·
· ·
2
1
2
1
Index
Register
register
LD
FL
I
(*1)
(*2)
A
A
A
N/A
A
A
A
N/A
DT0
15
· · 0
15 1211
8 7
· ·
· ·
· ·
1
0
2
DT0
15
· · 0
15 1211
8 7
· ·
·
· ·
0
2
3
The lower hexadecimal digit
(bit position 0 to 3) becomes 0.
Boolean
Address
Instruction
10
ST
R
11
F113
(WBSL)
DT
DT
Constant
Index
Index
modifier
K
H
N/A
N/A
A
N/A
N/A
A
A:
Available
N/A: Not Available
4 3
0
· ·
· ·
3
2
R0: on
4 3
0
· ·
· ·
2
0
0
0
9
Hide quick links:
Advertisement
Table of Contents
