Table of Contents
Advertisement
High−level Instructions
F136
(DBCU)
P136
(PDBCU)
Outline
Counts the number of bits in the on (1) state in specified 32-bit data.
For the FP0R/FPΣ/FP−X/FP0/FP−e, the P type high−level instruction
"P136 (PDBCU)" is not available.
Program example
Trigger
R0
10
F136 DBCU , DT10 , DT20
S
D
Operands
Relay
Operand
Operand
WX WY WR
S
A
A
D
N/A
A
(*1) This cannot be used with the FP0 and FP−e.
(*2) This cannot be used with the FP0, FP−e, FP0R, FPΣ, FP−X.
(*3) With the FP0R, FPΣ, FP−X, FP2, FP2SH, and FP10SH, this is I0 to IC.
Explanation of example
Counts the number of bits in the on (1) state in data register DT11 and DT10 when trigger R0 turns on. The
number of on (1) bits is stored in data register DT20.
15
12
11
Bit position
· · ·
Binary data
0 0 1
1
0 0 1
The K9 is stored in data register DT20 when R0 turns on.
3 − 300
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Number of on (1) bits in 32-bit data
Ladder Diagram
Ladder Diagram
S
32-bit equivalent constant or lower 16-bit area of 32-bit data (source)
16-bit area (destination) for storing the number of bits in the on (1) state
Timer/Counter
WL
SV
EV
DT
(*1)
A
A
A
A
A
A
A
A
DT11
8
7
4
3
0
·
·
· ·
· ·
0
0 0 0
0
0 0 0
1
The number of on (1) bits is "9".
D
Index
Register
register
LD
FL
IX
IY
(*1)
(*2)
(*3)
A
A
A
A
N/A
A
A
A
A
N/A
DT10
15
12
11
8
7
· · ·
· ·
· ·
0 0 0
0
0 0 0
1
0 0 1
Boolean
Address
Instruction
10
ST
R
11
F136
(DBCU)
DT
DT
Constant
Index
Index
modifier
K
H
A
A
A
N/A
N/A
A
A:
Available
N/A: Not Available
4
3
0
· ·
1
0 1 1
0
0
10
20
Hide quick links:
Advertisement
Table of Contents
