Panasonic FP-E Programming Manual page 702

High−level Instructions
Flag conditions
・Error flag (R9007):
・Error flag (R9008):
Using the FP0/FP−e
High−speed counter and Pulse output controls flag area
Four bits are allocated to each high−speed counter channel for use as the control code write area DT9052
(DT90052 on the FP0 T32)
A control code written using an F0(MV) instruction is stored in special data register DT9052 (DT90052 on the
FP0 T32).
High−speed counter and Pulse output controls flag area of FP0
ch3
15 12 11
DT9052:
DT90052:
<Control code>
Written using an F0(MV)
instruction (H0 to HF)
Select control codes in units of one bit and specify with H.
Clears high−speed counter instruction
0: Continue
1: Clear
Reset input setting (See note.)
0: Enable
1: Disable
Count
0: Permit
1: Prohibit
Software reset
0: No
1: Yes
Example:
・ Perform software reset
・ Prohibit count
・ Clear high− speed counter instruction
・ Clear high −speed counter instruction and reset
3 − 438
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Turns on and stays on when:
Turns on for an instant when:
− The area is exceeded when an index modifier is used
− The "S" is outside specification range
ch2 ch1 ch0
8 7 4 3
H
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
elapsed value
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
0
Note:
At the reset input setting, you set
whether the reset input (X2 or X5),
which was assigned by the system
register high−speed counter setting,
will be enabled or disabled.
. . . . . . . . . . . . . . . . . . . . . . .
. . . . . . . . .
FP0/FPΣ/FP−X/FP0R
H1(0001)
H2(0010)
H8(1000)
H9(1001)