Phase Locked Loop And Clock Control - Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

20 DYNAMIC POWER
MANAGEMENT
This chapter describes the dynamic power management functionality of
the processor. This functionality includes:
• Phase Locked Loop (PLL) and clock control
• Dynamic power management controller
• Operating modes
• Voltage control
Following a description of the above functionality are consolidated regis-
ter definitions and programming examples.

Phase Locked Loop and Clock Control

The input clock into the processor,
frequency, duty cycle, and stability to allow accurate internal clock multi-
plication by means of an on-chip PLL module. During normal operation,
the user programs the PLL with a multiplication factor for
resulting, multiplied signal is the voltage controlled oscillator (
A user-programmable value then divides the
the core clock (
ADSP-BF537 Blackfin Processor Hardware Reference
).
CCLK
, provides the necessary clock
CLKIN
clock signal to generate
VCO
. The
CLKIN
) clock.
VCO
20-1

Advertisement

Table of Contents
loading

Table of Contents