Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1040

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

Specific Blackfin Boot Modes
Figure 19-28. TWI Master Boot Mode
In
Figure
19-29, The BF534/6/7 TWI controller outputs on the bus the
address of the I
bit indicates the direction of the transfer. In this case it is a write (0) in
order to write the first 2 bytes of the internal address from which to start
booting (0x00).
1
TWI SCL all
TWI SDA all
1
0
RESET all
THE ADSP-BF534/BF536/BF537 TWI CONTROLLER OUTPUTS ON THE BUS THE
ADDRESS OF THE I2C DEVIDE TO BOOT FROM: 0xA0 WHERE THE LEAST
SIGNIFICANT BIT INDICATES THE DIRECTION OF THE TRANSFER. IN THIS CASE
IT IS A WRITE (0) IN ORDER TO WRITE THE FIRST 2 BYTES OF THE INTERNAL
ADDRESS FROM WHICH TO START BOOTING (0x00).
Figure 19-29. TWI Master Booting
19-54
ADSP-BF537
SDA
SCL
2
C device to boot from: 0xA0 where the least significant
Figure 19-30
shows the TWI init and zero fill blocks.
0
0
0
0
0
1
1
ADSP-BF537 Blackfin Processor Hardware Reference
I 2 C-COMPATIBLE
MEMORY DEVICE
SDA
SCL
0
0
0
0
0
0
1
A0
A1
A2
V SS
0

Advertisement

Table of Contents
loading

Table of Contents