Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1211

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

TPERIOD (core timer period register),
16-6
TPOLC bit, 13-31,
13-32
traffic control, DMA,
5-48
transfer count register (PPI_COUNT),
7-34,
7-35
transfer frame protocol, MAC,
transfer initiate command, 10-24,
transfer initiation from SPI master,
transfer rate
memory DMA channels,
peripheral DMA channels,
transitions
continuous DMA,
5-27
DMA work unit,
5-27
operating mode, 20-11,
synchronized DMA,
transmission acknowledge register 1
(CAN_TA1),
9-77
transmission acknowledge register 2
(CAN_TA2),
9-77
transmission error, SPI,
transmission request reset register 1
(CAN_TRR1),
9-75
transmission request reset register 2
(CAN_TRR2),
9-75
transmission request set register 1
(CAN_TRS1),
9-74
transmission request set register 2
(CAN_TRS2),
9-74
transmit clock, serial (TSCLKx) pins,
12-30
transmit collision error, SPI,
transmit configuration registers
(SPORTx_TCR1 and
SPORTx_TCR2),
transmit data[15:0] field,
transmit data[31:16] field,
transmit data buffer[15:0] field,
transmit hold[7:0] field,
ADSP-BF537 Blackfin Processor Hardware Reference
to
5-55
8-8
10-25
10-25
5-45
5-45
20-12
5-27
10-22
10-22
12-47
12-60
12-60
10-44
13-26
t
, 6-36
RAS
TRAS[3:0] field, 6-68,
t
, 6-38
RC
t
, 6-37
RCD
TRCD[2:0] field, 6-68,
t
, 6-39
REF
t
, 6-39
REFI
t
, 6-38
RFC
TRFST bit, 12-49,
12-52
triggering DMA transfers,
TRM bit,
9-44
t
, 6-38
RP
TRP[2:0] field, 6-68,
6-71
t
, 6-37
RRD
TRRn bit,
9-75
TRSn bit,
9-74
TRUNx bits, 15-23, 15-40, 15-42,
TSCALE (core timer scale register),
TSCLKx signal,
12-5
TSEG1[3:0] field, 9-10,
TSEG2[2:0] field, 9-10,
TSFSE bit, 12-12, 12-49,
TSPEN bit, 12-10, 12-47, 12-48,
TSV[15:0] field,
9-57
TUVF bit, 12-37, 12-59, 12-63,
TWI, 1-11,
11-1
to
11-59
block diagram,
11-2
bus arbitration,
11-7
clock generation,
11-6
electrical specifications,
fast mode,
11-10
features,
11-1
general call address,
11-9
general setup,
11-20
2
I
C compatibility,
1-11
master boot from flash,
master boot mode,
19-53
master mode clock setup,
master mode receive,
master mode transmit,
Index
6-70
6-71
5-65
15-52
16-7
9-46
9-46
12-52
12-49
12-64
11-59
19-29
11-22
11-23
11-22
I-49

Advertisement

Table of Contents
loading

Table of Contents