Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1212

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

Index
TWI
peripheral interface,
pins,
11-4
port J,
14-8
repeated start condition,
slave boot mode,
19-55
slave mode operation,
start and stop conditions,
synchronization,
11-6
transfer protocol,
11-6
TWI_ENA bit,
11-30
TWI FIFO control register
(TWI_FIFO_CTL),
TWI_FIFO_CTL (TWI FIFO control
register),
11-38
TWI FIFO receive data double byte register
(TWI_RCV_DATA16),
TWI FIFO receive data single byte register
(TWI_RCV_DATA8),
TWI_FIFO_STAT (TWI FIFO status
register),
11-16
TWI FIFO status register
(TWI_FIFO_STAT),
TWI FIFO transmit data double byte
register (TWI_XMT_DATA16),
11-44
TWI FIFO transmit data single byte
register (TWI_XMT_DATA8),
11-43
TWI interrupt mask register
(TWI_INT_MASK),
TWI interrupt status register
(TWI_INT_STAT),
TWI_INT_MASK (TWI interrupt mask
register),
11-40
TWI_INT_STAT (TWI interrupt status
register),
11-17
TWI_MASTER_ADDR (TWI master
mode address register),
I-50
(continued)
11-5
11-24
11-20
11-8
11-38
11-46
11-45
11-16
11-40
11-17
11-37
ADSP-BF537 Blackfin Processor Hardware Reference
TWI_MASTER_CTL (TWI master mode
control register),
11-34
TWI master mode address register
(TWI_MASTER_ADDR),
TWI master mode control register
(TWI_MASTER_CTL),
TWI master mode status register
(TWI_MASTER_STAT),
TWI_MASTER_STAT (TWI master
mode status register),
TWI pins,
14-3
TWI_RCV_DATA16 (TWI FIFO receive
data double byte register),
TWI_RCV_DATA8 (TWI FIFO receive
data single byte register),
TWI_SLAVE_ADDR (TWI slave mode
address register),
11-33
TWI_SLAVE_CTL (TWI slave mode
control register),
11-31
TWI slave mode address register
(TWI_SLAVE_ADDR),
TWI slave mode control register
(TWI_SLAVE_CTL),
TWI slave mode status register
(TWI_SLAVE_STAT), 11-15,
TWI_SLAVE_STAT (TWI slave mode
status register), 11-15,
TWI_XMT_DATA16 (TWI FIFO
transmit data double byte register),
11-44
TWI_XMT_DATA8 (TWI FIFO transmit
data single byte register),
two-dimensional DMA,
two-wire interface, See TWI
t
, 6-37
WR
TWR[1:0] field, 6-68,
TX_ABORTC_CNT bit, 8-120,
TX_ABORT_CNT bit, 8-120,
TX_ALLF_CNT bit, 8-120,
TX_ALLO_CNT bit, 8-120,
11-37
11-34
11-12
11-12
11-46
11-45
11-33
11-31
11-33
11-33
11-43
5-14
6-72
8-122
8-122
8-122
8-122

Advertisement

Table of Contents
loading

Table of Contents