Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1205

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

SPI, 1-18,
10-1
to
10-53
beginning and ending transfers,
bit mapping to port pins,
block diagram,
10-3
booting memory detection,
clock phase, 10-14, 10-15,
clock polarity, 10-14,
clock signal, 10-3,
10-19
code examples,
10-45
compatible peripherals,
data corruption, avoiding,
data interrupt,
10-23
data transfer,
10-17
detecting transfer complete,
and DMA,
10-12
DMA initialization,
DMA transfers,
10-48
effect of reset,
10-18
error interrupt,
10-23
error signals,
10-20
to
features,
10-1
general operation,
10-17
initialization,
10-45
internal interfaces,
10-12
interrupt outputs,
10-23
interrupts,
10-47
master boot from flash,
master boot mode,
19-42
master mode, 10-17,
master mode DMA operation,
mode fault error,
10-21
multiple slave systems,
pins, 14-2,
14-3
port F,
10-4
port J,
14-8
reception error,
10-22
registers, table,
10-40
SCK signal,
10-4
slave boot mode,
19-48
slave device,
10-6
ADSP-BF537 Blackfin Processor Hardware Reference
10-28
10-9
19-44
10-19
10-19
10-2
10-17
10-20
10-49
10-23
to
10-27
19-28
10-24
10-30
10-10
SPI
slave mode, 10-18,
10-26
slave mode DMA operation,
slave select enable setup,
slave-select function,
slave transfer preparation,
SPI_FLG mapping to port pins,
starting DMA transfer,
starting transfer,
10-46
stopping,
10-48
stopping DMA transfers,
switching between transmit and receive,
10-29
timing,
10-7
transfer formats,
10-14
transfer initiate command, 10-24,
transfer modes,
10-25
transfer protocol, 10-15,
transmission error,
10-22
transmission/reception errors,
transmit collision error,
using DMA,
10-12
word length,
10-18
SPI baud rate registers (SPI_BAUD),
10-20,
10-40
SPI_BAUD (SPI baud rate registers),
10-20,
10-40
SPI_BAUD values,
10-20
SPI control register (SPI_CTL), 10-18,
10-40,
10-41
SPI_CTL (SPI control register), 10-4,
10-18, 10-40,
10-41
SPIF bit, 10-11, 10-28,
SPI flag register (SPI_FLG), 10-8, 10-40,
10-42
SPI_FLG bit,
10-9
SPI_FLG (SPI flag register), 10-8, 10-10,
10-40,
10-42
SPI_RDBR shadow[15:0] field,
Index
(continued)
10-32
10-8
10-42
10-27
10-43
10-51
10-51
to
10-15
10-25
10-16
10-20
10-22
10-43
10-44
I-43

Advertisement

Table of Contents
loading

Table of Contents