Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1188

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

Index
MAC
frame reception and filtering,
general description,
1-14
internal interface,
8-6
IP checksum,
8-19
late collisions,
8-28
linked list of DMAs,
Magic Packet detection,
management counters,
MII management interface,
MMC interrupt, 8-40,
multiplexed pins,
8-47
multiplexing,
8-5
operation in sleep state,
PHY control routines,
PHYINT interrupt,
pins, 8-5,
14-3
and PMAP field,
5-49
port H,
14-7
power management states,
protocol compliance,
read access to the PHY,
receive DMA operation,
receiving data,
8-51
registers, table,
8-51
remote wakeup frame filters,
RX⁄ TX frame status interrupt
operation,
8-42
RX automatic pad stripping,
RX DMA buffer structure,
RX DMA data alignment,
RX DMA direction error detected,
RX DMA direction errors,
RX frame status buffer,
RX frame status classification,
RX frame status interrupt,
RX frame status register operation,
RX IP frame checksum calculation,
RX receive status priority,
speculative read,
8-44
station management read,
I-26
(continued)
8-13
8-127
8-34
8-43
8-7
8-45
8-33
8-130
8-40
8-7
8-7
8-131
8-11
8-35
8-17
8-18
8-18
8-41
8-22
8-19
8-20
8-40
8-43
8-21
8-20
8-9
ADSP-BF537 Blackfin Processor Hardware Reference
MAC
station management read transfer,
station management transfer done,
station management write,
station management write transfer,
transfer frame protocol,
transmit DMA operation,
transmitting data,
8-51
TX DMA data alignment,
TX DMA direction error detected,
TX DMA direction errors,
TX frame status classification,
TX frame status interrupt,
TX frame status register operation,
TX transmit status priority,
type definitions,
8-126
wake from hibernate,
wake from sleep,
8-32
wakeup frame detected,
MAC address high[15:0] field,
MAC address high register
(EMAC_ADDRHI),
MAC address low[15:0] field,
MAC address low[31:16] field,
MAC address low register
(EMAC_ADDRLO),
MACControlFramesReceived register,
8-58
MACControlFramesTransmitted register,
8-63
MAC flow control register (EMAC_FLC),
8-78
MAC management counters control
register (EMAC_MMC_CTL),
MAC operating mode register
(EMAC_OPMODE),
MAC station management address register
(EMAC_STAADD),
MAC station management data register
(EMAC_STADAT),
(continued)
8-49
8-41
8-9
8-49
8-8
8-24
8-27
8-41
8-30
8-29
8-41
8-43
8-29
8-31
8-41
8-71
8-71
8-71
8-71
8-70
8-124
8-64
8-76
8-78

Advertisement

Table of Contents
loading

Table of Contents