Analog Devices Blackfin ADSP-BF537 Hardware Reference Manual page 1179

Hide thumbs Also See for Blackfin ADSP-BF537:
Table of Contents

Advertisement

EMRS command,
6-50
emulation, and timer counter,
EMU_RUN bit, 15-44,
enable interrupts (STI) instruction,
enable Pxn interrupt A bit,
enable Pxn interrupt B bit,
enable wakeup filter 0 bit, 8-89,
enable wakeup filter 1 bit, 8-89,
enable wakeup filter 2 bit, 8-89,
enable wakeup filter 3 bit,
enabling
general-purpose timers,
interrupts,
4-8
PPI,
7-3
ENDCPLB bit,
3-9
entering hibernate state,
entire field mode, PPI,
entire field submode,
7-10
EP bit,
9-44
EPIF bit, 9-26,
9-48
EPIM bit, 9-26,
9-47
EPIS bit, 9-26,
9-47
EPROM,
1-6
EPS bit,
13-21
ERBFI bit, 13-7, 13-11, 13-27,
ERMS command,
6-34
ERR_DET bit, 7-30,
7-33
ERR_NCOR bit, 7-31,
error frames, CAN,
9-29
error-passive interrupt, CAN,
errors
DMA,
5-32
not detected by DMA hardware,
startup, and timers,
15-11
error signals, SPI,
10-20
error status register (CAN_ESR),
error warning receive interrupt, CAN,
error warning transmit interrupt, CAN,
9-26
ADSP-BF537 Blackfin Processor Hardware Reference
15-45
15-51
20-17
14-28
14-28
8-90
8-90
8-90
8-89
15-38
20-32
7-10
13-28
7-33
9-26
5-33
to
10-23
9-85
9-26
ERR_TYP[1:0] field, 15-10, 15-43, 15-44,
15-51
ETBEI bit, 13-6, 13-11, 13-18, 13-27,
13-28
Ethernet frame header,
Ethernet MAC, See MAC
event counter, CAN,
9-26
event handling,
4-2
events
default mapping,
4-11
definition,
4-3
types of,
4-2
event vector table (EVT),
EVT1 register,
19-8
EWLREC[7:0] field,
9-86
EWLTEC[7:0] field,
9-86
EWRIF bit, 9-26,
9-48
EWRIM bit, 9-26,
9-47
EWRIS bit, 9-26,
9-47
EWTIF bit, 9-26,
9-48
EWTIM bit, 9-26,
9-47
EWTIS bit, 9-26,
9-47
EXT_CLK mode,
15-34
control bit and register usage,
flow diagram,
15-35
extended mode register, initialization,
external access bus, See EAB
external bank, SDRAM,
external bus iInterface unit, See EBIU
external crystal,
1-22
external memory, 1-6,
design issues,
21-5
interfaces,
6-6
external memory interfaces,
external memory map,
figure,
6-3
external PHY,
8-4
external SDRAM memory,
external trigger output interrupt, CAN,
9-24
Index
8-50
4-1
to 15-36,
15-47
15-50
6-50
6-33
3-8
6-6
3-2
6-27
I-17

Advertisement

Table of Contents
loading

Table of Contents