RM0351
configuration register
•
LSCO
Another output (LSCO) allows a low speed clock to be output onto the external LSCO
pin:
–
–
This output remains available in Stop (Stop 0, Stop 1 and Stop 2) and Standby modes.
The selection is controlled by the LSCOSEL, and enabled with the LSCOEN in the
Backup domain control register
The configuration registers of the corresponding GPIO port must be programmed in
alternate function mode.
6.2.18
Internal/external clock measurement with TIM15/TIM16/TIM17
It is possible to indirectly measure the frequency of all on-board clock sources by mean of
the TIM15, TIM16 or TIM17 channel 1 input capture, as represented on
and
Figure
The input capture channel of the Timer 15 can be a GPIO line or an internal clock of the
MCU. This selection is performed through the TI1_RMP bit in the TIM15_OR register. The
possibilities are the following ones:
•
TIM15 Channel1 is connected to the GPIO. Refer to the alternate function mapping in
the device datasheets.
•
TIM15 Channel1 is connected to the LSE.
(RCC_CFGR).
LSI
LSE
20.
Figure 18. Frequency measurement with TIM15 in capture mode
DocID024597 Rev 5
(RCC_BDCR).
Reset and clock control (RCC)
Figure
18,
Figure 19
215/1830
278
Need help?
Do you have a question about the STM32L4 5 Series and is the answer not in the manual?