ST STM32L4 5 Series Reference Manual page 849

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0351
31
30
29
28
rw
rw
rw
rw
15
14
13
12
rw
rw
rw
rw
Bits 31:0 KEYR4[31:0]: Data output register (key [159:128])
Same description as AES_KEYR0 for the key[159:128].
28.14.14 AES key register 5 (AES_KEYR5) (key[191:160])
Address offset: 0x34
Reset value: 0x0000 0000
31
30
29
28
rw
rw
rw
rw
15
14
13
12
rw
rw
rw
rw
Bits 31:0 KEYR5[31:0]: Data output register (key [191:160])
Same description as AES_KEYR0 for the key[191:160].
28.14.15 AES key register 6 (AES_KEYR6) (key[223:192])
Address offset: 0x38
Reset value: 0x0000 0000
31
30
29
28
rw
rw
rw
rw
15
14
13
12
rw
rw
rw
rw
Bits 31:0 KEYR6[31:0]: Data output register (key [223:192])
Same description as AES_KEYR0 for the key[223:192].
28.14.16 AES key register 7 (AES_KEYR7) (MSB: key[255:224])
Address offset: 0x3C
Reset value: 0x0000 0000
Advanced encryption standard hardware accelerator (AES)
27
26
25
24
KEYR431:16]
rw
rw
rw
rw
11
10
9
8
rw
rw
rw
rw
27
26
25
24
KEYR5[31:16]
rw
rw
rw
rw
11
10
9
8
rw
rw
rw
rw
27
26
25
24
KEYR631:16]
rw
rw
rw
rw
11
10
9
8
rw
rw
rw
rw
DocID024597 Rev 5
23
22
21
rw
rw
rw
7
6
5
KEYR4[15:0]
rw
rw
rw
23
22
21
rw
rw
rw
7
6
5
KEYR5[15:0]
rw
rw
rw
23
22
21
rw
rw
rw
7
6
5
KEYR615:0]
rw
rw
rw
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
20
19
18
17
rw
rw
rw
rw
4
3
2
1
rw
rw
rw
rw
16
rw
0
rw
16
rw
0
rw
16
rw
0
rw
849/1830
852

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Table of Contents

Save PDF