ST STM32L4 5 Series Reference Manual page 729

RM0351
24.6 DFSDM DMA transfer
To decrease the CPU intervention, conversions can be transferred into memory using a
DMA transfer. A DMA transfer for injected conversions is enabled by setting bit JDMAEN=1
in DFSDM_FLTxCR1 register. A DMA transfer for regular conversions is enabled by setting
bit RDMAEN=1 in DFSDM_FLTxCR1 register.
Note: With a DMA transfer, the interrupt flag is automatically cleared at the end of the injected or
regular conversion (JEOCF or REOCF bit in DFSDM_FLTxISR register) because DMA is
reading DFSDM_FLTxJDATAR or DFSDM_FLTxRDATAR register.
24.7 DFSDM channel y registers (y=0..7)
24.7.1 DFSDM channel configuration y register (DFSDM_CHyCFGR1)
(y=0..7)
This register specifies the parameters used by channel y (y = 0..7).
Address offset: 0x00 + 0x20 * y
Reset value: 0x0000 0000
31 30 29
DFSDM CKOUT
Res. Res.
EN SRC
rw rw
15 14 13
DATPACK[1:0] DATMPX[1:0]
rw rw rw
Bit 31 DFSDMEN: Global enable for DFSDM interface
0: DFSDM interface disabled
1: DFSDM interface enabled
If DFSDM interface is enabled, then it is started to operate according to enabled y channels and
enabled x filters settings (CHEN bit in DFSDM_CHyCFGR1 and DFEN bit in DFSDM_FLTxCR1).
Data cleared by setting DFSDMEN=0:
–all registers DFSDM_FLTxISR are set to reset state (x = 0..3)
–all registers DFSDM_FLTxAWSR are set to reset state (x = 0..3)
Note: DFSDMEN is present only in DFSDM_CH0CFGR1 register (channel y=0)
Bit 30 CKOUTSRC: Output serial clock source selection
0: Source for output clock is from system clock
1: Source for output clock is from audio clock
–SAI1 clock selected by SAI1SEL[1:0] field in RCC configuration (see
independent clock configuration register
This value can be modified only when DFSDMEN=0 (in DFSDM_CH0CFGR1 register).
Note: CKOUTSRC is present only in DFSDM_CH0CFGR1 register (channel y=0)
Bits 29:24 Reserved, must be kept at reset value.
28 27 26 25
Res. Res. Res.
12 11 10 9
Res. Res. Res.
rw
DocID024597 Rev 5
Digital filter for sigma delta modulators (DFSDM)
24 23 22 21
Res.
rw rw rw
8 7 6 5
CHIN CKAB
CHEN SCDEN
SEL EN
rw rw rw rw
(RCC_CCIPR))
20 19 18 17
CKOUTDIV[7:0]
rw rw rw rw
4 3 2
Res. SPICKSEL[1:0]
rw rw rw
Section 6.4.28: Peripherals
16
rw
1 0
SITP[1:0]
rw
729/1830
756