Figure 228. Counter Timing Diagram, Internal Clock Divided By N; Figure 229. Counter Timing Diagram, Update Event With Arpe=1 (Counter Underflow) - ST STM32L4 5 Series Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Advanced-control timers (TIM1/TIM8)
RM0351

Figure 228. Counter timing diagram, internal clock divided by N

Figure 229. Counter timing diagram, update event with ARPE=1 (counter underflow)

890/1830
DocID024597 Rev 5

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32L4 5 Series and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF