Table of Contents
Advertisement
Chapter 1:
SelectIO Resources
•
The DIFF_TERM attribute uses the following syntax in the UCF file:
INST <I/O_BUFFER_INSTANTIATION_NAME> DIFF_TERM = "[TRUE|FALSE]";
Internal V
The V
generation removes the need to provide for a particular V
circuit board (PCB) and frees the multi-purpose V
as normal I/O pins. Consider this alternative when the 7 series FPGA is the only device on
the board/system requiring a particular V
of I/O pins in a given I/O bank. The internally generated V
sourced from the V
therefore only have the optional INTERNAL_VREF set to a single voltage level for the
entire bank.
The constraint INTERNAL_VREF is assigned to one bank at time.
Example 1: INTERNAL_VREF for Bank 14 using HSTL_II (1.5V), which requires a 0.75V
reference voltage, uses the following constraint:
Example 2: INTERNAL_VREF for Bank 15 using HSTL_II_18 (1.8V), which requires a 0.9V
reference voltage, uses the following constraint.
The rules for using INTERNAL_VREF are:
•
•
•
•
The rules for combining I/O standards in the same bank also apply for INTERNAL_VREF.
VCCAUX_IO Constraint
VCCAUX_IO is a constraint available for I/O nets and primitives that should be specified
in the design if the V
VCCAUX_IO defaults to a value of DONTCARE but can be set to NORMAL (1.8V) or
HIGH (2.0V). If the V
I/O net or primitive in that bank should have its VCCAUX_IO constraint set to HIGH, and
all other I/O nets and primitives that must either be set to HIGH or DONTCARE. If the
V
bank should have this constraint set to NORMAL, and all other I/O nets or primitives
should be set to either NORMAL or DONTCARE.
50
Send Feedback
DIFF_TERM = FALSE (Default)
REF
for an I/O bank can be (optionally) generated inside the 7 series FPGA. Internal
REF
. Each bank has a single V
CCAUX
INTERNAL_VREF_BANK14 = 0.75;
INTERNAL_VREF_BANK15 = 0.90;
One value of V
can be set for the bank.
REF
INTERNAL_VREF can only be set to the nominal reference voltage value of a given
I/O standard.
Valid settings of INTERNAL_VREF are:
•
0.60
•
0.675
•
0.75
•
0.90
When using INTERNAL_VREF in a bank, the multi-purpose V
can be used as normal I/O.
CCAUX_IO
CCAUX_IO
pins in a bank are to be powered at 1.8V, at least one I/O net or primitive in that
CCAUX_IO
www.xilinx.com
pins in a given I/O bank to be used
REF
voltage supply level, or if there is a shortage
REF
plane and each I/O bank can
REF
pins for any HP banks are going to be set to 2.0V.
pins in a given bank are to be powered at 2.0V, at least one
7 Series FPGAs SelectIO Resources User Guide
supply rail on the printed
REF
(INTERNAL_VREF) is
REF
pins in that bank
REF
UG471 (v1.10) May 8, 2018
Advertisement
Table of Contents
