Xilinx SelectIO 7 Series User Manual page 65

Fpgas
Table of Contents

Advertisement

Figure 1-48
HSTL class-I (1.5V or 1.8V) with unidirectional DCI termination. In a specific circuit, all
drivers and receivers must be at the same voltage level (either 1.5V or 1.8V); they are not
interchangeable. Only HP I/O banks support these DCI standards.
X-Ref Target - Figure 1-48
DCI
DIFF_HSTL_I_DCI
DIFF_HSTL_I_DCI_18
DIFF_HSTL_I_DCI
DIFF_HSTL_I_DCI_18
Figure 1-48: Differential HSTL Class I (1.5V or 1.8V) DCI Unidirectional Termination
7 Series FPGAs SelectIO Resources User Guide
UG471 (v1.10) May 8, 2018
shows a sample circuit illustrating a termination technique for differential
IOB
IOB
V
Z 0
V
Z 0
www.xilinx.com
Supported I/O Standards and Terminations
= 1.5V for DIFF_HSTL_I_DCI
CCO
1.8V for DIFF_HSTL_I_DCI_18
R
= 2Z 0 = 100Ω
VRN
R
= 2Z 0 = 100Ω
VRP
= 1.5V for DIFF_HSTL_I_DCI
CCO
1.8V for DIFF_HSTL_I_DCI_18
R
= 2Z 0 = 100Ω
VRN
R
= 2Z 0 = 100Ω
VRP
DIFF_HSTL_I_DCI
DIFF_HSTL_I_DCI_18
+
ug471_c1_38_021214
65
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents