Board Deskew With Internal Deskew - Xilinx Virtex-5 FPGA User Manual

Hide thumbs Also See for Virtex-5 FPGA:
Table of Contents

Advertisement

Board Deskew with Internal Deskew

Some applications require board deskew with internal deskew to interface with other
devices. These applications can be implemented using two or more DCM. The circuit
shown in
devices in the same system.
Virtex-5 FPGA User Guide
UG190 (v5.0) June 19, 2009
Figure 2-11
can be used to deskew a system clock between multiple Virtex
www.xilinx.com
Application Examples
77

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Virtex-5 FPGA and is the answer not in the manual?

Table of Contents