Timing Characteristics Of 2:1 Sdr Serialization - Xilinx SelectIO 7 Series User Manual

Chapter 3: Advanced SelectIO Logic Resources

Timing Characteristics of 2:1 SDR Serialization

In
X-Ref Target - Figure 3-16
Clock Event 1
On the rising edge of CLKDIV, the word AB is driven from the FPGA logic to the D1 and
D2 inputs of the OSERDESE2 (after some propagation delay).
Clock Event 2
On the rising edge of CLKDIV, the word AB is sampled into the OSERDESE2 from the D1
and D2 inputs.
Clock Event 3
The data bit A appears at OQ one CLK cycle after AB is sampled into the OSERDESE2. This
latency is consistent with the
one CLK cycle.
170
Send Feedback
Figure 3-16, the timing of a 2:1 SDR data serialization is illustrated.
Clock Clock
Event 1 Event 2
CLKDIV
CLK
D1
D2
OQ
Figure 3-16: OSERDESE2 Data Flow and Latency in 2:1 SDR Mode
www.xilinx.com
Clock
Event 3
A C E
B D F
A B C
Table 3-11 listing of a 2:1 SDR mode OSERDESE2 latency of
7 Series FPGAs SelectIO Resources User Guide
D E F
UG471_c3_16_111011
UG471 (v1.10) May 8, 2018