Table of Contents
Advertisement
Chapter 1:
SelectIO Resources
Table 1-41: IOSTANDARD Attributes for
IBUFDS, IBUFGDS, IBUFDS_DIFF_OUT,
Attributes
IBUFGDS_DIFF_OUT, OBUFDS, or OBUFTDS
HP I/O Banks
DIFF_HSTL_I
DIFF_HSTL_I_18
DIFF_HSTL_I_DCI
DIFF_HSTL_I_DCI_18
DIFF_HSTL_II
DIFF_HSTL_II_18
DIFF_HSTL_II_DCI
DIFF_HSTL_II_DCI_18
DIFF_HSTL_II_T_DCI
DIFF_HSTL_II_T_DCI_18 N/A
DIFF_SSTL12
DIFF_SSTL12_DCI
N/A
N/A
IOSTANDARD
DIFF_SSTL135
DIFF_SSTL135_DCI
N/A
N/A
DIFF_SSTL15
DIFF_SSTL15_DCI
N/A
DIFF_SSTL18_I
DIFF_SSTL18_I_DCI
DIFF_SSTL18_II
DIFF_SSTL18_II_DCI
N/A
DIFF_HSUL_12
DIFF_HSUL_12_DCI
N/A
90
Send Feedback
Differential
HSTL, SSTL, HSUL, or MOBILE_DDR I/O Standards
Primitives
HR I/O Banks
DIFF_HSTL_I
N/A
DIFF_HSTL_I_18
N/A
N/A
N/A
N/A
N/A
DIFF_HSTL_II
DIFF_HSTL_II
DIFF_HSTL_II_18
DIFF_HSTL_II_18
N/A
DIFF_HSTL_II_DCI
N/A
DIFF_HSTL_II_DCI_18
N/A
DIFF_HSTL_II_T_DCI
DIFF_HSTL_II_T_DCI_18 N/A
N/A
DIFF_SSTL12
N/A
N/A
N/A
DIFF_SSTL12_T_DCI
DIFF_SSTL135_R
N/A
DIFF_SSTL135
DIFF_SSTL135
N/A
N/A
N/A
DIFF_SSTL135_T_DCI
DIFF_SSTL15_R
N/A
DIFF_SSTL15
DIFF_SSTL15
N/A
N/A
N/A
DIFF_SSTL15_T_DCI
DIFF_SSTL18_I
N/A
N/A
N/A
DIFF_SSTL18_II
DIFF_SSTL18_II
N/A
DIFF_SSTL18_II_DCI
N/A
DIFF_SSTL18_II_T_DCI
DIFF_HSUL_12
DIFF_HSUL_12
N/A
DIFF_HSUL_12_DCI
DIFF_MOBILE_DDR N/A
www.xilinx.com
7 Series FPGAs SelectIO Resources User Guide
IOBUFDS or IOBUFDS_DIFF_OUT
HP I/O Banks
HR I/O Banks
N/A
N/A
N/A
N/A
DIFF_HSTL_II
DIFF_HSTL_II_18
N/A
N/A
N/A
N/A
N/A
N/A
DIFF_SSTL135_R
DIFF_SSTL135
N/A
N/A
DIFF_SSTL15_R
DIFF_SSTL15
N/A
N/A
N/A
N/A
DIFF_SSTL18_II
N/A
N/A
DIFF_HSUL_12
N/A
DIFF_MOBILE_DDR
UG471 (v1.10) May 8, 2018
Advertisement
Table of Contents
