Differential Sstl18, Sstl15, Sstl135, Sstl12 - Xilinx SelectIO 7 Series User Manual

Fpgas
Table of Contents

Advertisement

Chapter 1:
SelectIO Resources

Differential SSTL18, SSTL15, SSTL135, SSTL12

Figure 1-59
SSTL18, SSTL15, SSTL135, or SSTL12 with unidirectional termination. In a specific circuit,
all drivers and receivers must be at the same voltage level (1.8V, 1.5V,1.35V, or 1.2V); they
are not interchangeable.
X-Ref Target - Figure 1-59
External Termination
IOB
DIFF_SSTL18_(I/II)
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
DIFF_SSTL18_(I/II)
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
Figure 1-59: Differential SSTL18, SSTL15, SSTL135, or SSTL12 Unidirectional Termination
80
Send Feedback
shows a sample circuit illustrating a termination technique for differential
V
=
TT
0.9V for DIFF_SSTL18_II
50Ω
V
=
TT
0.9V for DIFF_SSTL18_II
50Ω
www.xilinx.com
V
=
TT
0.9V for DIFF_SSTL18_(I/II)
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
50Ω
Z 0
V
=
TT
0.9V for DIFF_SSTL18_(I/II)
0.75V for DIFF_SSTL15(_R)
0.675V for DIFF_SSTL135(_R)
0.6V for DIFF_SSTL12
50Ω
Z 0
7 Series FPGAs SelectIO Resources User Guide
IOB
DIFF_SSTL18_(I/II)
DIFF_SSTL15(_R)
DIFF_SSTL135(_R)
DIFF_SSTL12
+
UG471_c1_49_042913
UG471 (v1.10) May 8, 2018

Advertisement

Table of Contents
loading

Table of Contents