Control; Reserve Fpga Vref Pins; Related Resources - Xilinx MIcroBlaze Development Spartan-3E 1600E Kit User Manual

Hide thumbs Also See for MIcroBlaze Development Spartan-3E 1600E Kit:
Table of Contents

Advertisement

R

Control

Figure 13-4
control pins, including the I/O pin assignment and the I/O standard used.

Reserve FPGA VREF Pins

Five pins in I/O Bank 3 are dedicated as voltage reference inputs, VREF. These pins cannot
be used for general-purpose I/O in a design. Prohibit the software from using these pins
with the constraints provided in
5i

Related Resources

MicroBlaze Development Kit Spartan-3E 1600 Edition User Guide
UG257 (v1.1) December 5, 2007
provides the User Constraint File (UCF) constraints for the DDR SDRAM
NET "SD_BA<0>"
NET "SD_BA<1>"
NET "SD_CAS"
NET "SD_CK_N"
NET "SD_CK_P"
NET "SD_CKE"
NET "SD_CS"
NET "SD_LDM"
NET "SD_LDQS"
NET "SD_RAS"
NET "SD_UDM"
NET "SD_UDQS"
NET "SD_WE"
# Path to allow connection to top DCM connection
NET "SD_CK_FB"
Figure 13-4: UCF Location Constraints for DDR SDRAM Control Pins
Figure 13-5: UCF Location Constraints for StrataFlash Control Pins
Xilinx Embedded Design Kit (EDK)
http://www.xilinx.com/ise/embedded_design_prod/platform_studio.htm
MT46V32M16 (32M x 16) DDR SDRAM Data Sheet
http://download.micron.com/pdf/datasheets/dram/ddr/512MBDDRx4x8x16.pdf
MicroBlaze OPB Double Data Rate (DDR) SDRAM Controller (v2.00b)
http://www.xilinx.com/bvdocs/ipcenter/data_sheet/opb_ddr.pdf
LOC = "K5" | IOSTANDARD = SSTL2_I ;
LOC = "K6" | IOSTANDARD = SSTL2_I ;
LOC = "C2" | IOSTANDARD = SSTL2_I ;
LOC = "J4" | IOSTANDARD = SSTL2_I ;
LOC = "J5" | IOSTANDARD = SSTL2_I ;
LOC = "K3" | IOSTANDARD = SSTL2_I ;
LOC = "K4" | IOSTANDARD = SSTL2_I ;
LOC = "J2" | IOSTANDARD = SSTL2_I ;
LOC = "L6" | IOSTANDARD = SSTL2_I ;
LOC = "C1" | IOSTANDARD = SSTL2_I ;
LOC = "J1" | IOSTANDARD = SSTL2_I ;
LOC = "G3" | IOSTANDARD = SSTL2_I ;
LOC = "D1" | IOSTANDARD = SSTL2_I ;
LOC = "B9" | IOSTANDARD = LVCMOS33 ;
Figure
13-5.
# Prohibit VREF pins
CONFIG PROHIBIT = D2;
CONFIG PROHIBIT = G4;
CONFIG PROHIBIT = J6;
CONFIG PROHIBIT = L5;
CONFIG PROHIBIT = R4;
UG257_13_05_060806
Related Resources
UG257_13_04_060806
109
www.xilinx.com

Advertisement

Table of Contents
loading

Table of Contents