Can Module - Renesas M16C/6NK Hardware Manual

16-bit single-chip microcomputer m16c family / m16c/60 series
Table of Contents

Advertisement

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)

19. CAN Module

The CAN (Controller Area Network) module for the M16C/6N Group (M16C/6NK, M16C/6NM) of microcomputers
is a communication controller implementing the CAN 2.0B protocol. The M16C/6N Group (M16C/6NK,
M16C/6NM) contains two CAN modules which can transmit and receive messages in both standard (11-bit)
ID and extended (29-bit) ID formats.
Figure 19.1 shows a block diagram of the CAN module.
External CAN bus driver and receiver are required.
CiCONR Register
CTX
Controller
CRX
Wake-Up
Function
CiRECR Register
CiTECR Register
i = 0, 1
j = 0 to 15
Figure 19.1 CAN Module Block Diagram
CTX/CRX:
Protocol controller:
Message box:
Acceptance filter:
16 bit timer:
Wake-up function:
Interrupt generation function: The interrupt requests are generated by the CAN module. CANi successful reception
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
CiCTLR Register
Protocol
CiSTR Register
CAN I/O pins.
This controller handles the bus arbitration and the CAN protocol services, i.e. bit
timing, stuffing, error status etc.
This memory block consists of 16 slots that can be configured either as transmitter
or receiver. Each slot contains an individual ID, data length code, a data field
(8 bytes) and a time stamp.
This block performs filtering operation for received messages. For the filtering
operation, the CiGMR register (i = 0, 1), the CiLMAR register, or the CiLMBR
register is used.
Used for the time stamp function. When the received message is stored in the
message memory, the timer value is stored as a time stamp.
CAN0/1 wake-up interrupt request is generated by a message from the CAN bus.
interrupt, CANi successful transmission interrupt, CAN0/1 error interrupt and
CAN0/1 wake-up interrupt.
page 223 of 378
Data Bus
CiGMR Register
CiLMAR Register
CiMCTLj Register
CiLMBR Register
Acceptance Filter
slots 0 to 15
16 Bit Timer
CiTSR Register
CiICR Register
CiSSTR Register
Data Bus
19. CAN Module
CiIDR Register
Message Box
slots 0 to 15
Message ID
DLC
Message Data
Time Stamp
Interrupt
Generation
Function
CANi Successful Reception Int
CANi Successful Transmission Int
CAN0/1 Error Int
CAN0/1 Wake-Up Int

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/6nm

Table of Contents