Renesas M16C/6NK Hardware Manual page 322

16-bit single-chip microcomputer m16c family / m16c/60 series
Table of Contents

Advertisement

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Switching Characteristics
(Referenced to VCC = 5V, VSS = 0 V, at Topr = –40 to 85 °C unless otherwise specified)
Table 22.27 Memory Expansion Mode and Microprocessor Mode
(for 2- to 3-wait setting, external area access and multiplexed bus selection)
Symbol
t
Address output delay time
d(BCLK-AD)
t
Address output hold time (refers to BCLK)
h(BCLK-AD)
t
Address output hold time (refers to RD)
h(RD-AD)
t
Address output hold time (refers to WR)
h(WR-AD)
t
Chip select output delay time
d(BCLK-CS)
t
Chip select output hold time (refers to BCLK)
h(BCLK-CS)
t
Chip select output hold time (refers to RD)
h(RD-CS)
t
Chip select output hold time (refers to WR)
h(WR-CS)
t
RD signal output delay time
d(BCLK-RD)
t
RD signal output hold time
h(BCLK-RD)
t
WR signal output delay time
d(BCLK-WR)
t
WR signal output hold time
h(BCLK-WR)
t
Data output delay time (refers to BCLK)
d(BCLK-DB)
t
Data output hold time (refers to BCLK)
h(BCLK-DB)
t
Data output delay time (refers to WR)
d(DB-WR)
t
Data output hold time (refers to WR)
h(WR-DB)
__________
t
HLDA output delay time
d(BCLK-HLDA)
t
ALE signal output delay time (refers to BCLK)
d(BCLK-ALE)
t
ALE signal output hold time (refers to BCLK)
h(BCLK-ALE)
t
ALE signal output delay time (refers to Address)
d(AD-ALE)
t
ALE signal output hold time (refers to Address)
h(ALE-AD)
t
RD signal output delay from the end of Address
d(AD-RD)
t
WR signal output delay from the end of Address
d(AD-WR)
t
Address output floating start time
dZ(RD-AD)
NOTES:
1. Calculated according to the BCLK frequency as follows:
0.5 ✕ 10
9
– 10 [ns]
f(BCLK)
2. Calculated according to the BCLK frequency as follows:
(n –0.5) ✕ 10
f(BCLK)
3. Calculated according to the BCLK frequency as follows:
0.5 ✕ 10
9
– 25 [ns]
f(BCLK)
4. Calculated according to the BCLK frequency as follows:
0.5 ✕ 10
9
– 15 [ns]
f(BCLK)
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
Parameter
9
– 40 [ns]
n is "2" for 2-wait setting, "3" for 3-wait setting.
page 304 of 378
22. Electric Characteristics (Normal-ver.)
Standard
Measuring
condition
Min.
Figure 22.3
4
(NOTE 1)
(NOTE 1)
4
(NOTE 1)
(NOTE 1)
0
0
4
(NOTE 2)
(NOTE 1)
–4
(NOTE 3)
(NOTE 4)
0
0
VCC = 5V
Unit
Max.
25
ns
ns
ns
ns
ns
25
ns
ns
ns
ns
25
ns
ns
25
ns
ns
40
ns
ns
ns
ns
40
ns
15
ns
ns
ns
ns
ns
8
ns

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/6nm

Table of Contents