Renesas M16C/6NK Hardware Manual page 58

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Processor Mode Register 0
b7 b6 b5 b4 b3 b2
NOTES:
1. Write to this register after setting the PRC1 bit in the PRCR register to "1" (write enable).
2. The PM01 to PM00 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
* Effective in memory expansion and microprocessor modes (= Normal-ver.)
3. Effective when the PM01 to PM00 bits are set to "01b" (memory expansion mode) or "11b" (microprocessor mode).
* Not available memory expansion and microprocessor modes in T/V-ver.. These bits are reserved bit in
T/V-ver., and set to "0".
4. To set the PM01 to PM00 bits are "01b" and the PM05 to PM04 bits are "11b" (multiplexed bus assigned to
the entire CS space), apply an "H" signal to the BYTE pin (external data bus is 8-bit width).
While the CNVSS pin is held "H" (VCC), do not rewrite the PM05 to PM04 bits to "11b" after reset.
If the PM05 to PM04 bits are set to "11b" during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3
become I/O ports, in which case the accessible area for each CS is 256 bytes.
* Not available memory expansion and microprocessor modes in T/V-ver..
5. Not available in T/V-ver.. Do not set a value.
Figure 6.1 PM0 Register
Rev.2.00 Nov 28, 2005
REJ09B0124-0200
(1)
b1 b0
Symbol
PM0
Bit symbol
PM00
Processor Mode Bit
PM01
PM02 R/W Mode Select Bit
PM03 Software Reset Bit
PM04
Multiplexed Bus Space
Select Bit
PM05
Port P4_0 to P4_3 Function
PM06
Select Bit
BCLK Output Disable
PM07
(3)
Bit
page 40 of 378
Address After reset
0004h 00000000b (CNVSS pin = L)
00000011b (CNVSS pin = H)
Bit name
b1 b0
0 0 : Single-chip mode
0 1 : Memory expansion mode
(2)
1 0 : Do not set a value
1 1 : Microprocessor mode
0 : RD, BHE, WR
(3)
1 : RD, WRH, WRL
Setting this bit to "1" resets the
microcomputer. When read, its
.
content is "0"
b5 b4
0 0 : Multiplexed bus is unused
(Separate bus in the entire CS space)
0 1 : Allocated to CS2 space
(3)
1 0 : Allocated to CS1 space
1 1 : Allocated to the entire CS space
0 : Address output
1 : Port function
(3))
(Address is not output)
0 : BCLK is output
1 : BCLK is not output
(Pin is left high-impedance)
6. Processor Mode
(2)
(5)
Function
RW
RW
(5)
RW
(5)
RW
RW
RW
RW
(4)
RW
RW