Table of Contents
Advertisement
Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Figure 8.11 Procedure to Use PLL Clock as CPU Clock Source
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
Using the PLL clock as the clock source for the CPU
Set the CM07 bit to "0" (main clock), the CM17 to CM16
bits to "00b" (main clock undivided), and the CM06 bit to "0"
(CM16 and CM17 bits enabled).
Set the PLC02 to PLC00 bits (multiplying factor).
(When PLL clock > 16 MHz)
Set the PM20 bit to "0" (2-wait state).
Set the PLC07 bit to "1" (PLL operation).
Wait until the PLL clock becomes stable (tsu(PLL)).
Set the CM11 bit to "1" (PLL clock for the CPU clock source).
NOTE:
1. PLL operation mode can be entered from high-speed mode.
page 67 of 378
(1)
END
8. Clock Generating Circuit
Advertisement
Table of Contents
