Renesas M16C/6NK Hardware Manual page 44

16-bit single-chip microcomputer m16c family / m16c/60 series
Table of Contents

Advertisement

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Table 4.8 SFR Information (8)
Address
01C0h
Timer B3, B4, B5 Count Start Flag
01C1h
01C2h
Timer A1-1 Register
01C3h
01C4h
Timer A2-1 Register
01C5h
01C6h
Timer A4-1 Register
01C7h
Three-Phase PWM Control Register 0
01C8h
Three-Phase PWM Control Register 1
01C9h
Three-Phase Output Buffer Register 0
01CAh
Three-Phase Output Buffer Register 1
01CBh
Dead Time Timer
01CCh
Timer B2 Interrupt Occurrence Frequency Set Counter
01CDh
01CEh
Interrupt Cause Select Register 2
01CFh
01D0h
Timer B3 Register
01D1h
01D2h
Timer B4 Register
01D3h
01D4h
Timer B5 Register
01D5h
SI/O6 Transmit/Receive Register
01D6h
01D7h
SI/O6 Control Register
01D8h
SI/O6 Bit Rate Generator
01D9h
SI/O3, 4, 5, 6 Transmit/Receive Register
01DAh
Timer B3 Mode Register
01DBh
Timer B4 Mode Register
01DCh
Timer B5 Mode Register
01DDh
Interrupt Cause Select Register 0
01DEh
Interrupt Cause Select Register 1
01DFh
SI/O3 Transmit/Receive Register
01E0h
01E1h
SI/O3 Control Register
01E2h
SI/O3 Bit Rate Generator
01E3h
SI/O4 Transmit/Receive Register
01E4h
01E5h
SI/O4 Control Register
01E6h
SI/O4 Bit Rate Generator
01E7h
SI/O5 Transmit/Receive Register
01E8h
01E9h
SI/O5 Control Register
01EAh
SI/O5 Bit Rate Generator
01EBh
UART0 Special Mode Register 4
01ECh
UART0 Special Mode Register 3
01EDh
UART0 Special Mode Register 2
01EEh
01EFh
UART0 Special Mode Register
01F0h
UART1 Special Mode Register 4
01F1h
UART1 Special Mode Register 3
UART1 Special Mode Register 2
01F2h
UART1 Special Mode Register
01F3h
UART2 Special Mode Register 4
01F4h
UART2 Special Mode Register 3
01F5h
UART2 Special Mode Register 2
01F6h
UART2 Special Mode Register
01F7h
UART2 Transmit/Receive Mode Register
01F8h
UART2 Bit Rate Generator
01F9h
01FAh
UART2 Transmit Buffer Register
01FBh
UART2 Transmit/Receive Control Register 0
01FCh
01FDh
UART2 Transmit/Receive Control Register 1
01FEh
UART2 Receive Buffer Register
01FFh
X: Undefined
NOTES:
1. These registers exist only in the 128-pin version.
2. The S5TRF and S6TRF bits in the S3456TRR register are used in the 128-pin version.
3. The blank areas are reserved and cannot be accessed by users.
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
Register
(1)
(1)
(1)
(2)
(1)
(1)
(1)
page 26 of 378
4. Special Function Register (SFR)
Symbol
After Reset
000XXXXXb
TBSR
XXh
TA11
XXh
XXh
TA21
XXh
XXh
TA41
XXh
INVC0
00h
INVC1
00h
IDB0
00h
IDB1
00h
DTT
XXh
ICTB2
XXh
IFSR2
X0000000b
XXh
TB3
XXh
XXh
TB4
XXh
XXh
TB5
XXh
S6TRR
XXh
S6C
01000000b
S6BRG
XXh
S3456TRR
XXXX0000b
TB3MR
00XX0000b
TB4MR
00XX0000b
TB5MR
00XX0000b
IFSR0
00h
IFSR1
00h
S3TRR
XXh
S3C
01000000b
S3BRG
XXh
S4TRR
XXh
S4C
01000000b
S4BRG
XXh
S5TRR
XXh
S5C
01000000b
S5BRG
XXh
U0SMR4
00h
U0SMR3
000X0X0Xb
U0SMR2
X0000000b
U0SMR
X0000000b
U1SMR4
00h
U1SMR3
000X0X0Xb
U1SMR2
X0000000b
U1SMR
X0000000b
U2SMR4
00h
U2SMR3
000X0X0Xb
U2SMR2
X0000000b
U2SMR
X0000000b
U2MR
00h
U2BRG
XXh
XXh
U2TB
XXh
U2C0
00001000b
U2C1
00000010b
XXh
U2RB
XXh

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/6nm

Table of Contents