Renesas M16C/6NK Hardware Manual page 158

16-bit single-chip microcomputer m16c family / m16c/60 series
Table of Contents

Advertisement

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Three-Phase PWM Control Register 0
b7
b6
b5
b4
b3
NOTES:
1. Set the INVC0 register after the PRC1 bit in the PRCR register is set to "1" (write enable).
Rewrite the INV00 to INV02 and INV06 bits when the timers A1, A2, A4 and B2 stop.
2. The INV00 and INV01 bits are enabled only when the INV11 bit is set to "1" (three-phase mode 1). The ICTB2
counter is incremented by one every time the timer B2 underflows, regardless of INV00 and INV01 bit settings,
when the INV11 bit is set to "0" (three-phase mode 0).
When setting the INV01 bit to "1", set the timer A1 count start flag before the first timer B2 underflow.
When the INV00 bit is set to "1", the first interrupt is generated when the timer B2 underflows n-1 times, if n is
the value set in the ICTB2 counter. Subsequent interrupts are generated every n times the timer B2 underflows.
3. Set the INV01 bit to "1" after setting the ICTB2 register .
4. Set the INV02 bit to "1" to operate the dead time timer, U-, V-and W-phase output control circuits and ICTB2
counter.
5. When the INV03 bit is set to "1", the pins applied to U/V/W output three-phase PWM.
The U, U, V, V, W and W pins, including pins shared with other output functions, are all placed in high-impedance
states when the following conditions are all met.
The INV02 bit is set to "1" (three-phase control timer function)
The INV03 bit to "0" (three-phase control timer output disabled)
Direction registers of each port are set to "0" (input mode)
6. The INV03 bit is set to "0" when the following conditions are all met.
Reset
A concurrent active state occurs while INV04 bit is set to "1"
The INV03 bit is set to "0" by program
A signal applied to the NMI pin changes "H" to "L"
When both the INV04 and INV05 bits are set to "1", the INV03 bit is set to "0".
7. The INV05 bit cannot be set to "1" by program. Set the INV04 bit to "0", as well, when setting the INV05 bit to "0".
8. The following table describes how the INV06 bit works.
Mode
Timing to Transfer from the IDB0
and IDB1 Registers to Three-
Phase Output Shift Register
Timing to Trigger the Dead Time
Timer when the INV16 Bit=0
INV13 Bit
Transfer trigger : Timer B2 underflows and write to the INV07 bit, or write to the TB2 register when INV10 = 1
9. When the INV06 bit is set to "1", set the INV11 bit to "0" (three-phase mode 0) and the PWCON bit in the TB2SC
register to "0" (reload timer B2 with timer B2 underflow).
Figure 14.2 INVC0 Register
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
b2
b1
b0
Symbol
INVC0
Bit
Bit Name
Symbol
Interrupt Enable Output
INV00
Polarity Select Bit
Interrupt Enable Output
INV01
Specification Bit
INV02
Mode Select Bit
Output Control Bit
INV03
Positive and Negative-
Phases Concurrent Active
INV04
Disable Function Enable Bit
Positive and Negative-
Phases Concurrent Active
INV05
Output Detect Flag
Modulation Mode
INV06
(8)
Select
Software Trigger Select
INV07
Bit
Item
Triangular wave modulation mode
Transferred once by generating a
transfer trigger after setting the IDB0
and IDB1 registers
On the falling edge of a one-shot pulse
of the timer A1, A2 or A4
Enabled when the INV11 bit=1 and the
INV06 bit=0
page 140 of 378
14. Three-Phase Motor Control Timer Function
(1)
Address
After Reset
01C8h
00h
Function
0: The ICTB2 counter is incremented by one on the
rising edge of the timer A1 reload control signal
1: The ICTB2 counter is incremented by one on the
falling edge of the timer A1 reload control signal
0: ICTB2 counter is incremented by one when
timer B2 underflows
(3)
1: Selected by the INV00 bit
0: No three-phase control timer functions
(4)
1: Three-phase control timer function
0: Disables three-phase control timer output
1: Enables three-phase control timer output
0: Enables concurrent active output
1: Disables concurrent active output
0: Not detected
1: Detected
(7)
0: Triangular wave modulation mode
1: Sawtooth wave modulation mode
Transfer trigger is generated when the INV07
bit is set to "1". Trigger to the dead time timer
is also generated when setting the INV06
bit to "1". Its value is "0" when read.
INV06 = 0
Sawtooth wave modulation mode
Transferred every time a transfer trigger
is generated
By a transfer trigger, or the falling edge of
a one-shot pulse of the timer A1, A2 or A4
Disabled
RW
RW
(2)
RW
(2)
RW
(5)
(5)
RW
(6)
RW
RW
RW
(9)
RW
INV06 = 1

Advertisement

Table of Contents
loading

This manual is also suitable for:

M16c/6nm

Table of Contents