Renesas M16C/6NK Hardware Manual page 114

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Interrupt Request Cause Select Register 1
b7 b6 b5 b4 b3 b2
NOTES:
1.When setting this bit to "1" (both edges), make sure the POL bit in the INT0IC to INT5IC register is set
to "0" (falling edge).
2.CAN1 successful transmission, SI/O3 and INT4 share the vector and interrupt control register.
When using CAN1 successful transmission or SI/O3 interrupt, set the IFSR16 bit to "0" (CAN1 successful
transmission, SI/O3). When using INT4 interrupt, set the IFSR16 bit to "1" (INT4).
During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is
"L"), set this bit to "0" (CAN1 successful transmission, SI/O3).
* Not available memory expansion and microprocessor modes in T/V-ver..
3.When setting this bit to "0" (CAN1 successful transmission, SI/O3), make sure the IFSR00 bit in the
IFSR0 register is set to "0" (CAN1 successful transmission) or "1" (SI/O3).
And, make sure the POL bit in the C1TRMIC and S3IC registers are set to "0" (falling edge).
4.CAN1 successful recception, SI/O4 and INT5 share the vector and interrupt control register.
When using the CAN1 successful reception or SI/O4 interrupt, set the IFSR17 bit to "0" (CAN1 successful
reception, SI/O4). When using INT5 interrupt, set the IFSR17 bit to "1" (INT5).
During memory expansion and microprocessor modes, when the data bus is 16-bit width (BYTE pin is
"L"), set this bit to "0" (CAN1 successful reception, SI/O4).
* Not available memory expansion and microprocessor modes in T/V-ver..
5.When setting this bit to "0" (CAN1 successful reception, SI/O4), make sure the IFSR03 bit in the IFSR0
register is set to "0" (CAN1 successful reception) or "1" (SI/O4).
And, make sure the POL bit in the C1TRMIC and S4IC registers are set to "0" (falling edge).
Figure 10.12 IFSR1 Register
Rev.2.00 Nov 28, 2005
REJ09B0124-0200
b1 b0
Symbol
IFSR1
Bit Symbol
INT0 Interrupt Polarity
IFSR10
Switching Bit
INT1 Interrupt Polarity
IFSR11
Switching Bit
INT2 Interrupt Polarity
IFSR12
Switching Bit
INT3 Interrupt Polarity
IFSR13
Switching Bit
INT4 Interrupt Polarity
IFSR14
Switching Bit
INT5 Interrupt Polarity
IFSR15
Switching Bit
Interrupt Request Cause
IFSR16
Select Bit
Interrupt Request Cause
IFSR17
Select Bit
page 96 of 378
Address After Reset
01DFh
Bit Name
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : One edge
1 : Both edges
0 : CAN1 successful transmission/SI/O3
(2) 1 : INT4
0 : CAN1 successful reception/SI/O4
(4)
1 : INT5
10. Interrupt
00h
Function RW
RW
(1)
RW
(1)
RW
(1)
RW
(1)
RW
(1)
RW
(1)
(3)
RW
(5)
RW