Renesas M16C/6NK Hardware Manual page 149

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
Timer Bi Mode Register (i = 0 to 5)
b7 b6 b5 b4 b3 b2
NOTES:
1. Timer B0, timer B3.
2. Timer B1, timer B2, timer B4, timer B5.
Timer Bi Register (i = 0 to 5)
(b15)
b7
NOTES:
1.The register must be accessed in 16-bit unit.
2.The timer counts pulses from an external device or overflows or underflows of other timers.
Figure 13.16 TB0MR to TB5MR Registers and TB0 to TB5 Registers
Rev.2.00 Nov 28, 2005
REJ09B0124-0200
b1 b0
Symbol
TB0MR to TB2MR
TB3MR to TB5MR
Bit Symbol
TMOD0
Operation Mode Select Bit
TMOD1
MR0
MR1
Function varies with each operation mode
MR2
MR3
TCK0
Count Source Select Bit
TCK1
(1)
(b8)
b0 b7 b0
Mode
Divide the count source by n + 1
Timer Mode
where n = set value
Event Counter Divide the count source by n + 1
Mode
where n = set value
Pulse Period
Measures a pulse period or width
Modulation Mode,
Pulse Width
Modulation Mode
page 131 of 378
Address After Reset
039Bh to 039Dh 00XX0000b
01DBh to 01DDh 00XX0000b
Bit Name
b1 b0
0 0 : Timer mode
0 1 : Event counter mode
1 0 : Pulse period measurement mode,
pulse width measurement mode
1 1 : Do not set a value
Function varies with each operation
mode
Symbol Address
TB0 0391h, 0390h
TB1 0393h, 0392h
TB2 0395h, 0394h
TB3 01D1h, 01D0h
TB4 01D3h, 01D2h
TB5 01D5h, 01D4h
Function
(2)
13. Timers
Function
RW
RW
RW
RW
RW
RW
-
RO
RW
RW
After Reset
Indeterminate
Indeterminate
Indeterminate
Indeterminate
Indeterminate
Indeterminate
Setting Range
RW
0000h to FFFFh
RW
RW
0000h to FFFFh
RO
(1)
(2)