Table of Contents
Advertisement
Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
15.1.2 Clock Asynchronous Serial I/O (UART) Mode
The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer
data format. Table 15.5 lists the specifications of the UART mode. Table 15.6 lists the registers used in
UART mode and the register values set.
Table 15.5 UART Mode Specifications
Item
Transfer Data Format
Transfer Clock
Transmission, Reception Control
Transmission Start Condition Before transmission can start, the following requirements must be met
Reception Start Condition
Interrupt Request
Generation Timing
Error Detection
Select Function
i = 0 to 2
NOTES:
1. The U0IRS and U1IRS bits are bits 0 and 1 in the UCON register. The U2IRS bit is bit 4 in the U2C1 register.
2. If an overrun error occurs, the value of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.
3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the
UARTi receive register to the UiRB register.
Rev.2.00
Nov 28, 2005
REJ09B0124-0200
• Character bit (transfer data): Selectable from 7, 8 or 9 bits
• Start bit: 1 bit
• Parity bit: Selectable from odd, even, or none
• Stop bit: Selectable from 1 or 2 bits
• CKDIR bit in UiMR register = 0 (internal clock) : fj/ 16(n+1)
fj = f1SIO, f2SIO, f8SIO, f32SIO. n: Setting value of the UiBRG register 00h to FFh
• The CKDIR bit = 1 (external clock) : fEXT/16(n+1)
fEXT: Input from CLKi pin. n :Setting value of the UiBRG register 00h to FFh
_______
Selectable from CTS function, RTS function or CTS/RTS function disabled
• The TE bit in the UiC1 register = 1 (transmission enabled)
• The TI bit in the UiC1 register = 0 (data present in UiTB register)
_______
•
If CTS function is selected, input on the CTSi pin = L
Before reception can start, the following requirements must be met
• The RE bit in the UiC1 register = 1 (reception enabled)
• Start bit detection
For transmission, one of the following conditions can be selected
(1)
• The UiIRS bit
= 0 (transmit buffer empty): when transferring data from the UiTB register
to the UARTi transmit register (at start of transmission)
• The UiIRS bit =1 (transfer completed): when the serial I/O finished sending data
from the UARTi transmit register
For reception
• When transferring data from the UARTi receive register to the UiRB register
(at completion of reception)
(2)
• Overrun error
This error occurs if the serial I/O started receiving the next data before reading the
UiRB register and received the bit one before the last stop bit of the next data
(3)
• Framing error
This error occurs when the number of stop bits set is not detected
(3)
• Parity error
This error occurs when if parity is enabled, the number of 1's in parity and character
bits does not match the number of 1's set
• Error sum flag
This flag is set to "1" when any of the overrun, framing, or parity errors occur
• LSB first, MSB first selection
Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7 can
be selected
• Serial data logic switch
This function reverses the logic of the transmit/receive data. The start and stop bits are not reversed.
• TXD, RXD I/O polarity switch
This function reverses the polarities of the TXD pin output and RXD pin input.
The logic levels of all I/O data is reversed.
_______ _______
•
Separate CTS/RTS pins (UART0)
_________
_________
CTS0 and RTS0 are input/output from separate pins
page 167 of 378
Specification
_______
_______ _______
________
15. Serial Interface
Advertisement
Table of Contents
