Fujitsu MB91260B Series Hardware Manual page 120

32-bit microcontroller
Table of Contents

Advertisement

■ Data Direction Registers (DDR:DDR0 to DDR7, DDRC, DDRD, DDRE and DDRG)
DDR0
Address: 00000400
DDR1
Address: 00000401
DDR2
Address: 00000402
DDR3
Address: 00000403
DDR4
Address: 00000404
DDR5
Address: 00000405
DDR6
Address: 00000406
DDR7
Address: 00000407
DDRC
Address: 0000040C
DDRD
Address: 0000040D
DDRE
Address: 0000040E
DDRG
Address: 00000410
DDR0 to DDR7, DDRC, DDRD, DDRE and DDRG control the I/O direction of each bit in the corresponding
I/O port.
When PFR = 0 DDR = 0: Port input
When PFR = 1 DDR = 0: Peripheral input
7
6
5
P07
P06
P05
H
7
6
5
P17
P16
P15
H
7
6
5
P27
P26
P25
H
7
6
5
P37
P36
P35
H
7
6
5
P47
P46
P45
H
7
6
5
P57
P56
P55
H
7
6
5
H
7
6
5
P77
P76
P75
H
7
6
5
PC7
PC6
PC5
H
7
6
5
H
7
6
5
H
7
6
5
PG5
H
DDR = 1: Port output
DDR = 1: Peripheral output
4
3
2
1
P04
P03
P02
P01
4
3
2
1
P14
P13
P12
P11
4
3
2
1
P24
P23
P22
P21
4
3
2
1
P34
P33
P32
P31
4
3
2
1
P44
P43
P42
P41
4
3
2
1
P54
P53
P52
P51
4
3
2
1
P63
P62
P61
4
3
2
1
P74
P73
P72
P71
4
3
2
1
PC4
PC3
PC2
PC1
4
3
2
1
PD1
4
3
2
1
PE1
4
3
2
1
PG4
PG3
PG2
PG1
CHAPTER 4 I/O PORTS
0
Initial value
Access
00000000
P00
B
0
Initial value
Access
00000000
P10
B
0
Initial value
Access
00000000
P20
B
0
Initial value
Access
00000000
P30
B
0
Initial value
Access
00000000
P40
B
0
Initial value
Access
00000000
P50
B
0
Initial value
Access
- - - - 0 0 0 0
P60
B
0
Initial value
Access
00000000
P70
B
0
Initial value
Access
00000000
PC0
B
0
Initial value
Access
- - - - - - 0 0
PD0
B
0
Initial value
Access
- - - - - - 0 0
PE0
B
0
Initial value
Access
--000000
PG0
B
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
105

Advertisement

Table of Contents
loading

This manual is also suitable for:

Fr60lite

Table of Contents