Intel Embedded Intel486 Hardware Reference Manual page 183

Embedded intel486 processor
Table of Contents

Advertisement

8
BE3#
8
BE2#
8
BE1#
8
BE0#
Table 7-9
shows the truth table for 32-to-16-bit bus swapping logic and A0, A1 and BHE# gen-
eration.
The PLD equation used to implement 32-bit-to-16-bit byte swap logic is shown in
and 7-7.
BUFF 0
BUFF 1
BUFF 2
BUFF 3
BEN16#
Figure 7-5. Bus Swapping 16-Bit Interface
PERIPHERAL SUBSYSTEM
8
8
8
BUFF 4
BUFF 5
8
16-Bit
Tables 7-6
7-11

Advertisement

Table of Contents
loading

Table of Contents